



P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	-30V
R _{DSON} (MAX.)	24mΩ
I _D	-8A



UIS, R_g 100% Tested

Pb-Free Lead Plating & Halogen Free

ESD Protection



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V _{GS}	±25	V
Continuous Drain Current	T _A = 25 °C	I _D	-8	A
	T _A = 70 °C		-6	
Pulsed Drain Current ¹		I _{DM}	-32	
Avalanche Current		I _{AS}	-10	
Avalanche Energy	L = 0.1mH, I _D =-10A, R _G =25 Ω	E _{AS}	5	mJ
Repetitive Avalanche Energy ²	L = 0.05mH	E _{AR}	2.5	
Power Dissipation ³	T _A = 25 °C	P _D	2.5	W
	T _A = 70 °C		1	
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE		SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Lead	Steady-State	R _{θJL}		30	
Junction-to-Ambient ⁴	t ≤ 10s	R _{θJA}		50	°C / W
	Steady-State			90	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

³The power dissipation PD is based on T_{j(MAX)}=150°C, using ≤10s junction-to-ambient thermal resistance.

⁴The value of R_{0JA} is measured with mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-30			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1	-1.5	-3	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±30	μA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -24V, V _{GS} = 0V			-1	μA
		V _{DS} = -20V, V _{GS} = 0V, T _J = 125 °C			-10	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = -5V, V _{GS} = -10V	-8			A
Drain-Source On-State Resistance ¹	R _{DSON}	V _{GS} = -10V, I _D = -8A		20	24	mΩ
		V _{GS} = -4.5V, I _D = -7A		29	38	
Forward Transconductance ¹	g _f	V _{DS} = -5V, I _D = -8A		24		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = -15V, f = 1MHz		1407		pF
Output Capacitance	C _{oss}			208		
Reverse Transfer Capacitance	C _{rss}			164		
Gate Resistance	R _g	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz		4.5		Ω
Total Gate Charge ^{1,2}	Q _g (V _{GS} =10V)	V _{DS} = -15V, V _{GS} = -10V, I _D = -8A		20.3		nC
	Q _g (V _{GS} =4.5V)			10		
Gate-Source Charge ^{1,2}	Q _{gs}			3.2		
Gate-Drain Charge ^{1,2}	Q _{gd}			4.9		
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DS} = -15V, I _D = -1A, V _{GS} = -10V, R _{GS} = 2.7Ω		10		ns
Rise Time ^{1,2}	t _r			8		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			25		
Fall Time ^{1,2}	t _f			6		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_C = 25 °C)						
Continuous Current	I _S				-3	A
Pulsed Current ³	I _{SM}				-12	
Forward Voltage ¹	V _{SD}	I _F = I _S A, V _{GS} = 0V			-1.2	V
Reverse Recovery Time	t _{rr}	I _F = I _S , dI _F /dt = 100A / μs		32		nS
Reverse Recovery Charge	Q _{rr}			26		nC


¹Pulse test : Pulse Width \leq 300 μ sec, Duty Cycle \leq 2%.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMZB20P03L for DFN 3 x 2



Outline Drawing



Dimension	A	A1	b	c	D	E	E1	e	L	L1	θ_1
Min.	0.70	0.00	0.24	0.08					0.20	0.00	0°
Typ.					3.00	2.00	1.70	0.65			
Max.	0.90	0.05	0.35	0.25					0.40	0.10	12°

Recommended minimum pads

