


N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV <sub>DSS</sub>	100V
R <sub>DSON</sub> (MAX.)	200mΩ
I <sub>D</sub>	1.7A

Pb-Free Lead Plating & Halogen Free  
ESD Protection



**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNIT
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Continuous Drain Current	I <sub>D</sub>	1.7	A
		1.1	
Pulsed Drain Current <sup>1</sup>	I <sub>DM</sub>	6.8	
Power Dissipation	P <sub>D</sub>	1.25	W
		0.5	
Operating Junction & Storage Temperature Range	T <sub>j</sub> , T <sub>stg</sub>	-55 to 150	°C

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to- Ambient	R <sub>θJA</sub>		100	°C / W

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%







ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , Unless Otherwise Noted)






PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	100			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1	2	3	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 16V$			$\pm 30$	$\mu\text{A}$
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 80V, V_{GS} = 0V$			1	$\mu\text{A}$
		$V_{DS} = 70V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = 5V, V_{GS} = 10V$	1.7			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 1.7A$		170	200	$\text{m}\Omega$
		$V_{GS} = 4.5V, I_D = 1.0A$		185	235	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = 5V, I_D = 1.7A$		4		S
DYNAMIC						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = 50V, f = 1\text{MHz}$		830		$\text{pF}$
Output Capacitance	$C_{oss}$			30		
Reverse Transfer Capacitance	$C_{rss}$			23		
Total Gate Charge <sup>1,2</sup>	$Q_g$	$V_{DS} = 50V, V_{GS} = 10V, I_D = 1.7A$		17.9		$\text{nC}$
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			2.3		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			5.0		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(\text{on})}$	$V_{DS} = 15V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		20		$\text{nS}$
Rise Time <sup>1,2</sup>	$t_r$			25		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(\text{off})}$			30		
Fall Time <sup>1,2</sup>	$t_f$			30		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ )						
Continuous Current	$I_S$	$I_F = I_S, V_{GS} = 0V$			1.7	$\text{A}$
Pulsed Current <sup>3</sup>	$I_{SM}$				6.8	
Forward Voltage <sup>1</sup>	$V_{SD}$				1.1	
Reverse Recovery Time	$t_{rr}$			30		
Reverse Recovery Charge	$Q_{rr}$			40		

<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.






### Ordering & Marking Information:

Device Name: EMZBB0N10J for SOT-23



### Outline Drawing



### Dimension in mm

Dimension	A	A1	A2	b	C	D	E	E1	e	e1	F	G	L1
Min.	0.7	0		0.35	0.1	2.8	2.6	1.5	0.9		0.8	0.3	0.55
Typ.						2.9	2.8	1.6	0.95	1.9			
Max.	1.12	0.1		0.5	0.2	3	3	1.7	1		1.2	0.6	0.65

### Footprint

