


## AMI5HG 0.5 micron CMOS Gate Array

### Description

EN2x is a family of 2-input gates which perform the logical exclusive NOR (XNOR) function.

| Logic Symbol  | Truth Table  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|---|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|  | <table><thead><tr><th>A</th><th>B</th><th>Q</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>H</td></tr><tr><td>L</td><td>H</td><td>L</td></tr><tr><td>H</td><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td><td>H</td></tr></tbody></table> | A | B | Q | L | L | H | L | H | L | H | L | L | H | H | H |
| A   | B  | Q |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| L   | L  | H |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| L   | H  | L |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| H   | L  | L |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| H   | H  | H |   |   |   |   |   |   |   |   |   |   |   |   |   |   |

### HDL Syntax

Verilog ..... EN2x *inst\_name* (Q, A, B);  
VHDL..... *inst\_name*: EN2x port map (Q, A, B);

### Pin Loading

| Pin Name | Equivalent Loads |      |      |      |      |
|----------|------------------|------|------|------|------|
|          | EN21             | EN22 | EN23 | EN24 | EN26 |
| A        | 2.1              | 4.2  | 4.2  | 4.3  | 4.2  |
| B        | 2.1              | 4.2  | 4.2  | 4.3  | 4.3  |

### Size And Power Characteristics

| Cell | Equivalent Gates | Power Characteristics <sup>a</sup>          |                      |
|------|------------------|---|----------------------|
|      |                  | Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA) | $EQL_{pd}$ (Eq-load) |
| EN21 | 3.0              | TBD   | 3.9                  |
| EN22 | 5.0              | TBD   | 8.8                  |
| EN23 | 7.0              | TBD   | 12.9                 |
| EN24 | 8.0              | TBD   | 14.6                 |
| EN26 | 8.0              | TBD   | 18.4                 |


a. See page 2-15 for power equation.

**AMI5HG 0.5 micron CMOS Gate Array**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

|             | Number of Equivalent Loads |           | 1    | 2    | 5    | 8    | 10 (max) |
|-------------|----------------------------|-----------|------|------|------|------|----------|
| <b>EN21</b> | From: Any Input            | $t_{PLH}$ | 0.29 | 0.33 | 0.42 | 0.51 | 0.56     |
|             | To: Q                      | $t_{PHL}$ | 0.19 | 0.25 | 0.38 | 0.52 | 0.62     |
| <b>EN22</b> | Number of Equivalent Loads |           | 1    | 4    | 8    | 13   | 17 (max) |
|             | From: Any Input            | $t_{PLH}$ | 0.28 | 0.33 | 0.39 | 0.45 | 0.51     |
| <b>EN23</b> | To: Q                      | $t_{PHL}$ | 0.16 | 0.23 | 0.32 | 0.44 | 0.53     |
|             | Number of Equivalent Loads |           | 1    | 8    | 15   | 22   | 30 (max) |
| <b>EN24</b> | From: Any Input            | $t_{PLH}$ | 0.26 | 0.37 | 0.47 | 0.57 | 0.68     |
|             | To: Q                      | $t_{PHL}$ | 0.47 | 0.61 | 0.73 | 0.85 | 0.99     |
| <b>EN26</b> | Number of Equivalent Loads |           | 1    | 14   | 28   | 42   | 56 (max) |
|             | From: Any Input            | $t_{PLH}$ | 0.30 | 0.42 | 0.54 | 0.65 | 0.76     |
|             | To: Q                      | $t_{PHL}$ | 0.51 | 0.66 | 0.78 | 0.89 | 1.00     |
| <b>EN26</b> | Number of Equivalent Loads |           | 1    | 21   | 42   | 62   | 83 (max) |
|             | From: Any Input            | $t_{PLH}$ | 0.36 | 0.47 | 0.58 | 0.67 | 0.77     |
|             | To: Q                      | $t_{PHL}$ | 0.58 | 0.76 | 0.89 | 0.99 | 1.09     |


Delay will vary with input conditions. See page 2-17 for interconnect estimates.

**Logic Schematic**


## AMI5HG 0.5 micron CMOS Gate Array

### Description

EO2x is a family of 2-input gates which perform the logical exclusive OR (XOR) function.

| Logic Symbol  | Truth Table  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|---|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|  | <table><thead><tr><th>A</th><th>B</th><th>Q</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>L</td><td>H</td></tr><tr><td>H</td><td>H</td><td>L</td></tr></tbody></table> | A | B | Q | L | L | L | L | H | H | H | L | H | H | H | L |
| A   | B  | Q |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| L   | L  | L |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| L   | H  | H |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| H   | L  | H |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| H   | H  | L |   |   |   |   |   |   |   |   |   |   |   |   |   |   |

### HDL Syntax

Verilog ..... EO2x *inst\_name* (Q, A, B);

VHDL..... *inst\_name*: EO2x port map (Q, A, B);

### Pin Loading

| Pin Name | Equivalent Loads |      |      |      |      |
|----------|------------------|------|------|------|------|
|          | E021             | E022 | E023 | E024 | E026 |
| A        | 2.1              | 4.2  | 4.2  | 4.2  | 4.2  |
| B        | 2.1              | 4.2  | 4.3  | 4.3  | 4.3  |

### Size And Power Characteristics

| Cell | Equivalent Gates | Power Characteristics <sup>a</sup>          |                      |
|------|------------------|---|----------------------|
|      |                  | Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA) | $EQL_{pd}$ (Eq-load) |
| E021 | 3.0              | TBD   | 4.2                  |
| E022 | 6.0              | TBD   | 9.6                  |
| E023 | 6.0              | TBD   | 11.3                 |
| E024 | 7.0              | TBD   | 14.0                 |
| E026 | 8.0              | TBD   | 17.7                 |


a. See page 2-15 for power equation.

**AMI5HG 0.5 micron CMOS Gate Array**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

|             |                            | Number of Equivalent Loads |      | 1    | 2    | 5    | 8        | 10 (max) |
|-------------|----------------------------|----------------------------|------|------|------|------|----------|----------|
| <b>E021</b> | From: Any Input            | $t_{PLH}$                  | 0.33 | 0.38 | 0.54 | 0.69 | 0.79     |          |
|             | To: Q                      | $t_{PHL}$                  | 0.18 | 0.23 | 0.37 | 0.52 | 0.62     |          |
| <b>E022</b> | Number of Equivalent Loads |                            | 1    | 4    | 8    | 13   | 17 (max) |          |
|             | From: Any Input            | $t_{PLH}$                  | 0.29 | 0.36 | 0.46 | 0.58 | 0.68     |          |
| <b>E023</b> | To: Q                      | $t_{PHL}$                  | 0.15 | 0.23 | 0.33 | 0.45 | 0.53     |          |
|             | Number of Equivalent Loads |                            | 1    | 8    | 15   | 22   | 30 (max) |          |
| <b>E024</b> | From: Any Input            | $t_{PLH}$                  | 0.25 | 0.38 | 0.49 | 0.59 | 0.71     |          |
|             | To: Q                      | $t_{PHL}$                  | 0.42 | 0.54 | 0.65 | 0.76 | 0.88     |          |
| <b>E026</b> | Number of Equivalent Loads |                            | 1    | 14   | 28   | 42   | 56 (max) |          |
|             | From: Any Input            | $t_{PLH}$                  | 0.31 | 0.41 | 0.51 | 0.61 | 0.71     |          |
|             | To: Q                      | $t_{PHL}$                  | 0.45 | 0.58 | 0.70 | 0.81 | 0.91     |          |
| <b>E026</b> | Number of Equivalent Loads |                            | 1    | 21   | 42   | 62   | 83 (max) |          |
|             | From: Any Input            | $t_{PLH}$                  | 0.35 | 0.46 | 0.57 | 0.67 | 0.77     |          |
|             | To: Q                      | $t_{PHL}$                  | 0.49 | 0.62 | 0.72 | 0.82 | 0.93     |          |

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

**Logic Schematic**

**LOGICAL**
