


AMI5HG 0.5 micron CMOS Gate Array

Description

EN2x is a family of 2-input gates which perform the logical exclusive NOR (XNOR) function.

Core Logic

Logic Symbol	Truth Table															
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	Q	L	L	H	L	H	L	H	L	L	H	H	H
A	B	Q														
L	L	H														
L	H	L														
H	L	L														
H	H	H														

HDL Syntax

Verilog EN2x *inst_name* (Q, A, B);

VHDL..... *inst_name*: EN2x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads				
	EN21	EN22	EN23	EN24	EN26
A	2.1	4.2	4.2	4.3	4.2
B	2.1	4.2	4.2	4.3	4.3

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
EN21	3.0	TBD	3.9
EN22	5.0	TBD	8.8
EN23	7.0	TBD	12.9
EN24	8.0	TBD	14.6
EN26	8.0	TBD	18.4

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

EN21	Number of Equivalent Loads		1	2	5	8	10 (max)
	From: Any Input To: Q	t_{PLH} t_{PHL}	0.29 0.19	0.33 0.25	0.42 0.38	0.51 0.52	0.56 0.62
EN22	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input To: Q	t_{PLH} t_{PHL}	0.28 0.16	0.33 0.23	0.39 0.32	0.45 0.44	0.51 0.53
EN23	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Input To: Q	t_{PLH} t_{PHL}	0.26 0.47	0.37 0.61	0.47 0.73	0.57 0.85	0.68 0.99
EN24	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: Any Input To: Q	t_{PLH} t_{PHL}	0.30 0.51	0.42 0.66	0.54 0.78	0.65 0.89	0.76 1.00
EN26	Number of Equivalent Loads		1	21	42	62	83 (max)
	From: Any Input To: Q	t_{PLH} t_{PHL}	0.36 0.58	0.47 0.76	0.58 0.89	0.67 0.99	0.77 1.09

Core Logic

Delay will vary with input conditions. See page 2-17 for interconnect estimates.


Logic Schematic



AMI5HG 0.5 micron CMOS Gate Array

Description

E02x is a family of 2-input gates which perform the logical exclusive OR (XOR) function.

Logic Symbol	Truth Table															
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	B	Q	L	L	L	L	H	H	H	L	H	H	H	L
A	B	Q														
L	L	L														
L	H	H														
H	L	H														
H	H	L														

Core Logic

HDL Syntax

Verilog E02x *inst_name* (Q, A, B);

VHDL..... *inst_name*: E02x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads				
	E021	E022	E023	E024	E026
A	2.1	4.2	4.2	4.2	4.2
B	2.1	4.2	4.3	4.3	4.3

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
E021	3.0	TBD	4.2
E022	6.0	TBD	9.6
E023	6.0	TBD	11.3
E024	7.0	TBD	14.0
E026	8.0	TBD	17.7

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

E021	Number of Equivalent Loads		1	2	5	8	10 (max)
	From: Any Input	t_{PLH}	0.33	0.38	0.54	0.69	0.79
To: Q	t_{PHL}	0.18	0.23	0.37	0.52	0.62	
E022	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.29	0.36	0.46	0.58	0.68
To: Q	t_{PHL}	0.15	0.23	0.33	0.45	0.53	
E023	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Input	t_{PLH}	0.25	0.38	0.49	0.59	0.71
To: Q	t_{PHL}	0.42	0.54	0.65	0.76	0.88	
E024	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: Any Input	t_{PLH}	0.31	0.41	0.51	0.61	0.71
To: Q	t_{PHL}	0.45	0.58	0.70	0.81	0.91	
E026	Number of Equivalent Loads		1	21	42	62	83 (max)
	From: Any Input	t_{PLH}	0.35	0.46	0.57	0.67	0.77
To: Q	t_{PHL}	0.49	0.62	0.72	0.82	0.93	

Core Logic

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Logic Schematic

