

EN870

Digital Camera Processor

Version 1.1
Apr, 2020

Revision History

Version	Date	Description	Modified by
1.0	2019.11.07.	Initial release.	MS.KIM
1.1	2020.04.21.	Ambient Temperature changed	MS.KIM

Document Description

This is the document to describe a feature and register which is applied to EN870.

IMPORTANT NOTICE

Eyenix Company Limited (Eyenix) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Eyenix's terms and conditions of sale supplied at the time of order acknowledgment.

Eyenix assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using Eyenix components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

Eyenix does not warrant or represent that any license, either express or implied, is granted under any Eyenix patent right, copyright, mask work right, or other Eyenix intellectual property right relating to any combination, machine, or process in which Eyenix products or services are used.

Information published by Eyenix regarding third-party products or services does not constitute a license from Eyenix to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Eyenix under the patents or other intellectual property of Eyenix.

Reproduction of Eyenix information in Eyenix data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Eyenix is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Eyenix products are not authorized for use in safety-critical applications (such as life support) where a failure of the Eyenix product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Eyenix products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by Eyenix.

Further, Buyers must fully indemnify Eyenix and its representatives against any damages arising out of the use of Eyenix products in such safety-critical applications.

Eyenix products are neither designed nor intended for use in military/aerospace applications or environments unless the Eyenix products are specifically designated by Eyenix as military-grade or "enhanced plastic."

Eyenix products are neither designed nor intended for use in automotive applications or environments unless the specific Eyenix products are designated by Eyenix as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, Eyenix will not be responsible for any failure to meet such requirements.

© Eyenix Co., Ltd.

All rights reserved. No part of this document may be reproduced in any form without written permission from Eyenix Co., Ltd.

Eyenix Co., Ltd. reserves the right to change in its products or product specification to improve function or design at any time, without notice.

Eyenix Office

C-1004, 16, Deogyong-daero 1556beon-gil, Yeongtong-gu, Suwon-si, Gyeonggi-do, 16690 Korea

Tel : +82-31-204-7333~4

Fax : +82-31-204-7330

URL : <http://www.eyenix.com>

Contents

1. General Descriptions & Features.....	5
1.1 General Descriptions	5
1.2 Features.....	5
2. Pin Diagram	6
3. I/O Information.....	7
3.1. Pin Description	7
4. Block Diagram.....	11
5. VD port.....	12
6. Function Description.....	15
6.1. RGB Interpolator.....	15
6.2. Wide Dynamic Range compensation (WDR).....	15
6.3. Digital Noise Reducer (2D/3D)	15
6.4. Adaptive Contrast Enhancer (ACE)	15
6.5. Lens Shading Compensation	15
6.6. Defect Detection & Correction	15
6.7. Optical detector (AE, AF, AWB).....	15
6.8. Edge enhancement	16
6.9. Gamma Correction	16
6.10. Hue Controller	16
6.11. Pseudo Color Suppression.....	16
6.12. High Light Masking.....	16
6.13. Box OSD (32ea, solid effects)	16
6.14. Font OSD.....	16
6.15. Motion Object Detector	16
6.16. External Audio Interface	16
7. CPU Specification.....	17
7.1. CPU General Description.....	17
7.2. CPU Features	17
7.3. CPU Block Diagram	18
7.4. Address map.....	18
8. Electrical Characteristics	19
8.1. Absolute Maximum Ratings.....	19
8.2. Recommended Operating Conditions.....	19
8.3. Static Characteristics	19
8.4. DC Electrical Characteristics.....	20
8.5. AC Electrical Characteristics	21
9. Power on Sequence.....	23
9.1. Power, Reset and Clock	23
10. Power Consumption.....	24
11. EX-SDI Overview	25
11.1. EX-SDI	25
11.2. UCC (Upstream Communication Channel)	27
11.3. Channel coding	28
12. Package Dimension.....	29

1. General Descriptions & Features

1.1 General Descriptions

The EN870 camera processor for security camera system. The main features include Wide Dynamic Range (WDR), Adaptive Contrast Enhancer, 3D Noise Reduction, auto AE/AF/AWB control, digital zoom and built-in EX-SDI. This is an SDI transceiver that targets SDI long distance with EX-SDI technology and has a high performance DAC, which includes an analog HD encoder, so you can transmit all kinds of analog HD without dedicated chipsets.

1.2 Features

Image Signal Processing

- Advanced RGB Interpolator for High Resolution
- Wide Dynamic Range compensation (WDR)
 - ✓ 2 page frame/line WDR for ~2M sensor
- Adaptive Digital Noise Reducer 2D / 3D
- Adaptive Contrast Enhancer (ACE)
- Histogram equalizer for De-fog
- Lens Shading Compensation
- Digital Zoom (~2M)
- Digital Down scaler : 1080p to 720p
- Defect Detection & Correction
- Optical detector (AE, AWB, sAF)
- Edge enhancement
- Gamma Correction
- Hue Controller (8-Way)
- High Light Masking
- Flip / Mirror / Still
- Box OSD (32ea, solid effects, auto zoom)
- Polygon Privacy Masking (8ea, auto zoom)
- Font OSD (Scalable 16x24 font, Styling, Half)
- Adaptive Lighting control
- Logic PWM Output
- External Flash Memory Controller
- External Audio AD/DA interface

EX-SDI

- EX-SDI v1.0/v2.0/v2.1
- UCC (upstream communication channel)
- PoC (Power over Coaxial)

Image Output Mode

- Parallel out : BT.1120, BT656
- Built-in EX-SDI PHY
- Built-in DAC (for HD analog)
 - ✓ CVBS: NTSC, PAL (960H)
 - ✓ HD analog

Sensor Interface

- 1M~2M CMOS sensor
- LVDS (8CH) / HiSPi / MIPI Interface (8lane)
- Master / Slave mode
- Frame Rate
 - ✓ 1.0M: Max. 120p
 - ✓ 2.0M: Max. 60p

Multimedia Features

- On-chip ADC (3ch mux type)
- On-chip MCU (EX-RISC 1.0)
 - ✓ 32bit processor (Max 148.5 MHz)
 - ✓ Embedded Program SRAM (128Kbyte)
 - ✓ 16Kbyte (I) + 8Kbyte (D) cache
 - ✓ Timer, UART, SPI, PWM, Watchdog timer, GPIO (32ea), IIC

Power Management

- 1.8V / 3.3V I/O Power
- 1.2V / 2.5V / 3.3V Analog Power
- 1.2V Core Power

Operating Frequency

- Max. 148.5MHz – ISP / MCU
- Max. 180MHz – DDR SDRAM

Operating Ambient Temperature

- -20°C ~ +85°C

Package

- 144 ball FBGA 10mm x 10mm

2. Pin Diagram

	1	2	3	4	5	6	7	8	9	10	11	12
A	HSI	GPIO 21	GPIO 23	GPIO 25	YO3	YO7	DCKO_C	CO3	CO7	GPIO 7	GPIO 6	GPIO 19
B	VSI	GPIO 20	GPIO 22	GPIO 24	YO2	YO6	DCKO_Y	CO2	CO6	GPIO 4	GPIO 5	GPIO 18
C	TP1	GPIO 12	MCKO	GPIO 3	YO1	YO5	YO9	CO1	CO5	CO9	GPIO 14	GPIO 17
D	TP0	RSTX	NC	GPIO 2	YO0	YO4	YO8	CO0	CO4	CO8	GPIO 13	GPIO 16
E	XI2	TP2	VDDC	GPIO 1	AGND_SDR	VDDQ_SS	VDDQ_BT	VDDQ_BT	AGND_SDT	AVDD_SDT33	RX0	SDITP
F	NC	NC	AVDD_LV33	GPIO0	NC	VDDC	GND	GND	XI1	AVDD_SDT	TX0	SDITM
G	NC	NC	AVDD_LV	VDDQ	VDDO_ICIO	VDDC	GND	AVDD_DAC	XI0	AVDD_PLL	GPIO 15	UCCDI
H	LVD2N	LVD2P	LVD0N	LVD0P	VDDC	VDDC	GND	SFDQ0	SFCKO	VDDQ	AGND	COAX
J	LVD3N	LVD3P	LVD1N	LVD1P	VDDC	VDDC	GND	SFDQ1	SFCSN	VDDC	REXTD	COMP
K	LVD4N	LVD4P	LVCLKN	LVCLKP	GPIO 10	GPIO 8	GND	SFDQ2	SFDQ3	VDDC	DAC_VREF	CVBS
L	LVD6N	LVD6P	LVD5N	LVD5P	GPIO 11	GPIO 9	GND	GND	GND	VDDQ_DDR	ADC0	ADC12
M	LVD7N	LVD7P	GPIO 26	GPIO 27	GPIO 28	GPIO 29	GPIO 30	GPIO 31	GND	VDDQ_DDR	ADC_VREF	ADC11

Figure 2-1. EN870 Pin Diagram (Top View)

3. I/O Information

3.1. Pin Description

No.	Pin Name	I/O	Function	
D2	RSTX	I	System Reset	
G9	XI0	I	System Clock 0	
F9	XI1	I	System Clock 1	
E1	XI2	I	System Clock 2	
D1	TP0	I	Test Pin 0	
C1	TP1	I	Test Pin 1	
E2	TP2	I	Test Pin 2	
B1	VSI	I	Vertical Sync in/output for sensor	
A1	HSI	I	Horizontal Sync in/output for sensor	
C3	MCKO	I	Sensor Operating clock	
H4	LVD0P	I	Sub-LVDS positive lane 0	CSI-2 positive lane 0
H3	LVD0N	I	Sub-LVDS negative lane 0	CSI-2 negative lane 0
J4	LVD1P	I	Sub-LVDS positive lane 1	CSI-2 positive lane 1
J3	LVD1N	I	Sub-LVDS negative lane 1	CSI-2 negative lane 1
H2	LVD2P	I	Sub-LVDS positive lane 2	CSI-2 positive lane 2
H1	LVD2N	I	Sub-LVDS negative lane 2	CSI-2 negative lane 2
J2	LVD3P	I	Sub-LVDS positive lane 3	CSI-2 positive lane 3
J1	LVD3N	I	Sub-LVDS negative lane 3	CSI-2 negative lane 3
K2	LVD4P	I	Sub-LVDS positive lane 4	CSI-2 positive lane 4
K1	LVD4N	I	Sub-LVDS negative lane 4	CSI-2 negative lane 4
L4	LVD5P	I	Sub-LVDS positive lane 5	CSI-2 positive lane 5
L3	LVD5N	I	Sub-LVDS negative lane 5	CSI-2 negative lane 5
L2	LVD6P	I	Sub-LVDS positive lane 6	CSI-2 positive lane 6
L1	LVD6N	I	Sub-LVDS negative lane 6	CSI-2 negative lane 6
M2	LVD7P	I	Sub-LVDS positive lane 7	CSI-2 positive lane 7
M1	LVD7N	I	Sub-LVDS negative lane 7	CSI-2 negative lane 7
K4	LVCLKP	I	Sub-LVDS positive clock	CSI-2 positive clock
K3	LVCLKN	I	Sub-LVDS negative clock	CSI-2 negative clock
D5	VD0	O	Video Data0	Mode A(20bit) VD19:10 = Luma9:0 VD9:0 = Chroma9:0 Mode B(20bit) VD19:10 = Chroma9:0 VD9:0 = Luma9:0 *For 16bit, two LSB of Luma/Chroma is ignored.
C5	VD1	O	Video Data1	
B5	VD2	O	Video Data2	
A5	VD3	O	Video Data3	
D6	VD4	O	Video Data4	
C6	VD5	O	Video Data5	
B6	VD6	O	Video Data6	
A6	VD7	O	Video Data7	

D7	VD8	O	Video Data8	<p>Mode C(10bit) VD19:10 = Multiplexed Luma/Chroma</p> <p>Mode D(10bit) VD9:0 = Multiplexed Luma/Chroma</p> <p>*For 8bit, two LSB of Multiplexed Luma/Chroma is ignored.</p> <p>*Mode is configured by S/W setting. *Both PCK_A and PCK_B can be used in any mode. *Bit reversal is possible.</p>
C7	VD9	O	Video Data9	
B7	PCK_A	O	Video Data Clock A	
D8	VD10	O	Video Data10	
C8	VD11	O	Video Data11	
B8	VD12	O	Video Data12	
A8	VD13	O	Video Data13	
D9	VD14	O	Video Data14	
C9	VD15	O	Video Data15	
B9	VD16	O	Video Data16	
A9	VD17	O	Video Data17	
D10	VD18	O	Video Data18	
C10	VD19	O	Video Data19	
A7	PCK_B	O	Video Data Clock B	
E12	SDITP	O	EX-SDI serial data positive output	
F12	SDITM	O	EX-SDI serial data negative output	
G1	NC			
G2	NC			
F1	NC			
F2	NC			
H12	COAX	O	External control signal input via CVBS	
K12	CVBS	O	DAC output for CVBS (or HD-Analog)	
K11	DAC_VREF	I/O	Voltage reference	
J12	COMP	O	A capacitor with 0.01uF is connected between COMP and ground	
J11	REXTD	I/O	A resistor with 200ohm is connected between REXTD and ground.	
G12	UCCDI	I	UCC input	
D3	NC			
E11	RX0	I	UART receive input	
F11	TX0	O	UART transmit output	
L11	ADC0	I	Internal ADC input 0	
M12	ADC1	I	Internal ADC input 1	
L12	ADC2	I	Internal ADC input 2	
M11	ADC_VREF	I	ADC voltage reference input, $0.01 \times \text{ADC_VREF} < \text{ADC0} \sim 2 < 0.99 \times \text{ADC_VREF}$	
H8	SFDQ0	I/O	External serial flash data 0	
J8	SFDQ1	I/O	External serial flash data 1	
K8	SFDQ2	I/O	External serial flash data 2	
K9	SFDQ3	I/O	External serial flash data 3	
J9	SFCSN	O	External serial flash chip select output	
H9	SFCKO	O	External serial flash clock output	
F4	GPIO0	I/O	General purpose IO	SPI-CS (sensor I/F)

E4	GPIO1	I/O	General purpose IO	SPI-MOSI (sensor I/F)	I2C-SDA (sensor I/F)
D4	GPIO2	I/O	General purpose IO	SPI-CK (sensor I/F)	I2C-SCL (sensor I/F)
C4	GPIO3	I/O	General purpose IO	SPI-MISO (sensor I/F)	
B10	GPIO4	I/O	General purpose IO	I2C-SCL	
B11	GPIO5	I/O	General purpose IO	I2C-SDA	
A11	GPIO6	I/O	General purpose IO	PWM0	CAP0
A10	GPIO7	I/O	General purpose IO	PWM1	CAP1
K6	GPIO8	I/O	General purpose IO	SPI-CS	
L6	GPIO9	I/O	General purpose IO	SPI-MOSI	
K5	GPIO10	I/O	General purpose IO	SPI-CK	
L5	GPIO11	I/O	General purpose IO	SPI-MISO	
C2	GPIO12	I/O	General purpose IO	PWM2	CAP2
D11	GPIO13	I/O	General purpose IO	External IRQ 0	
C11	GPIO14	I/O	General purpose IO	RXD1	
G11	GPIO15	I/O	General purpose IO	TXD1	
D12	GPIO16	I/O	General purpose IO	I2S Audio in	
C12	GPIO17	I/O	General purpose IO	I2S MCK	
B12	GPIO18	I/O	General purpose IO	I2S WCK	
A12	GPIO19	I/O	General purpose IO	I2S BCK	
B2	GPIO20	I/O	General purpose IO	PWM3	CAP3
A2	GPIO21	I/O	General purpose IO	PWM4	CAP4
B3	GPIO22	I/O	General purpose IO	PWM5	CAP5
A3	GPIO23	I/O	General purpose IO	External IRQ 1	
B4	GPIO24	I/O	General purpose IO	HSO for parallel output	
A4	GPIO25	I/O	General purpose IO	VSO for parallel output	
M3	GPIO26	I/O	General purpose IO	DENO for parallel output	
M4	GPIO27	I/O	General purpose IO	FLDO for parallel output	
M5	GPIO28	I/O	General purpose IO		
M6	GPIO29	I/O	General purpose IO		
M7	GPIO30	I/O	General purpose IO		
M8	GPIO31	I/O	General purpose IO		
E3 F6 G6 H5 H6 J5 J6 J10 K10	VDDC	P	Core power 1.2V		
E6	VDDQ_SS	P	Sensor I/F IO power 1.8V		
E7 E8	VDDQ_BT	P	BT-1120 IO power 3.3V		
G4	VDDQ	P	Normal IO power 3.3V		

H10			
G5	VDDQ_ICIO	P	ICIO power 3.3V
L10 M10	VDDQ_DDR	P	DDR IO power 1.8V
G10	AVDD_PLL	P	PLL PHY power 1.2V
F10	AVDD_SDT	P	SDI-TX PHY power 1.2V
F5	NC		
G3	AVDD_LV	P	LVDS/MIPI PHY power 1.2V
G8	AVDD_DAC	P	DAC PHY power 2.5V
F3	AVDD_LV33	P	LVDS/MIPI PHY power 3.3V
E10	AVDD_SDT33	P	SDI-TX PHY power 3.3V
F7 F8 G7 H7 J7 K7 L7 L8 L9 M9	GND	P	Digital Ground
H11	AGND	P	Analog Ground
E9	AGND_SDT	P	SDI-TX Analog Ground
E5	AGND_SDR	P	SDI-TX Analog Ground

3.2. I/O Power Information

Power Name	I/O	Related IO	Voltage
VDDQ_SS	P	HSI, VSI, MCKO, GPIO0, GPIO1, GPIO2, GPIO3	1.8V
VDDQ	P	GPIO4~19,Tx0, SFCKO, SFCSN, SFDQ0~3	3.3V
VDDQ_BT	P	DCKO_Y, DCKO_C, YO0~9, CO0~9	3.3V
AVDD_DAC	P	CVBS	2.5V
AVDD_LV33	P	LVD0P~ LVD9P, LVD0N ~ LVD9N, LVDCKP, LVDCKN	3.3V
AVDD_SDT33	P	SDITP, SDITM	3.3V
VDDQ_ICIO	P	GPIO20~31	3.3V

Table 3-1. Power information

4. Block Diagram




Figure 4-1. Block diagram

CMOS Image sensor has RGB Bayer structure, so the input image must be RGB Bayer structured format (resolution 1-2Mpixel). The output from the DSP has three forms: Embedded EX-SDI as Main output, Digital YC (4:2:2) output, and CVBS Analog output is the other.

DSP consists of Pre-Processor, Post-Processor and CPU.

1. Pre Processor performs Digital Clamping, Defect Correction, and Shading Compensation and then performs WDR and then 2D/3D DNR. The DNR output image is then sent to Post-Processor. In addition, AE, AF, AWB Optical Detector for feature and motion detection function are also performed.
2. Post Processor uses DDR SDRAM to transmit images to next stage. SDRAM is used to provide synchronization between Pre Processor and Post Processor. The Digital Zoom function is also performed together.
3. Post Processor consists of RGB Interpolator, Y / C Processor, OSD (Privacy, Font, and Test). In addition, it also consists of Timing Generator which controls the output timing.

This module also includes EX-SDI TX/RX, Video Encoder, DAC, Sub-LVDS, ADC and PLL, etc.

5. VD port

EN870's VD port is a 20bit parallel data bus. Basically it follows SMPTE292m standard as well as BT.656.

The VD port is so flexible – Y/C swapping, Bit Reverse – to get an efficient H/W design.

Maximum speed of VD port is 148.5Mbps with 148.5MHz clock (2M@60p 20bit SDR mode).

Data Stream Y

Y' 1278	Y' 1279	EAV (3FFh)	EAV (000h)	EAV (000h)	EAV (XYZ)	LN0	LN1	CRC0	CRC1	Optional ancillary data space	SAV(3FFh)	SAV(000h)	SAV(000h)	SAV(XYZ)	Y' 0	Y' 1	Y' 2	Y' 3
---------	---------	------------	------------	------------	-----------	-----	-----	------	------	-------------------------------	-----------	-----------	-----------	----------	------	------	------	------

Data Stream C

C _B 639	C _R 639	EAV (3FFh)	EAV (000h)	EAV (000h)	EAV (XYZ)	LN0	LN1	CRC0	CRC1	Optional ancillary data space	SAV(3FFh)	SAV(000h)	SAV(000h)	SAV(XYZ)	C _B 0	C _R 0	C _B 1	C _R 1
--------------------	--------------------	------------	------------	------------	-----------	-----	-----	------	------	-------------------------------	-----------	-----------	-----------	----------	------------------	------------------	------------------	------------------

Figure 5-1. BT1120 20bit data stream

Data Stream Y/C




Figure 5-2. BT1120 10bit multiplexed data stream

YC port supported output mode is as follows

- Single rate clock 74.25MHz, Y data 10bit, C data 10bit (
- Single rate clock 148.5MHz, YC data 10bit
- Single rate clock 148.5MHz, Y data 10bit, C data 10bit
- Dual rate clock 148.5MHz, YC data 10bit
- Dual rate clock 148.5MHz, Y data 10bit, C data 10bit




Figure 5-3. Single rate 74.25MHz clock, Y 10bit, C 10bit

The above waveform is a normal BT1120 waveform of 1080p30.

- 1.485Gbps, 74.25MHz, 20bit




Figure 5-4. Single rate clock 148.5MHz, YC data 10bit

The above waveform is a 1080p30 Multiplexed BT1120 waveform.

- 1.485 Gbps, 148.5 MHz, 10 bit




Figure 5-5. Single rate clock 148.5MHz, Y data 10bit, C data 10bit

The upper waveform is Normal BT1120 waveform of 1080p60.

- 2.97 Gbps, 148.5 MHz, 20 bit




Figure 5-6. Dual rate clock 148.5MHz, YC data 10bit

The upper waveform is a multiplexed BT1120 waveform of 1080p60.

- 2.97Gbps, 148.5MHz DDR, 10bit

6. Function Description

6.1. RGB Interpolator

This function converts RGB Bayer Pattern to 3 channel RGB. The most important goal of this function is to correct unknown pixel. For this, it is including the following features internally.

- Diagonal frequency compensation Filter
- Minimize mosaic pattern

6.2. Wide Dynamic Range compensation (WDR)

This is the ability to expand the dynamic range. This function uses alternative exposure time control method.

- Dual shutter image fusion (Max. 90dB)
- Line by Line WDR (Max. 120dB)
- Based on Bayer pattern
- Spatial adaptive gamma correction

6.3. Digital Noise Reducer (2D/3D)

This feature removes noise in images (temporal domain). Temporal noise is reduced by 3D filter using frame memory. Especially,

- 2D noise reducer
- 3D noise reducer
- Based on Bayer pattern

6.4. Adaptive Contrast Enhancer (ACE)

This function is a local adaptive contrast enhancement. It uses a histogram analysis and tone mapping method in pixel domain.

- Individual histogram equalization
- Temporal IIR filter
- Adjustable with input image level

6.5. Lens Shading Compensation

This function compensates shading effect caused by lens. It uses 2D shading table for compensation.

6.6. Defect Detection & Correction

This function corrects the defect of image at run-time. It supports only auto modes.

- Defect Detection method
 - Auto detection
 - Manual detection: with memory (depth: 1024pixels)
- Edge adaptive defect correction

6.7. Optical detector (AE, AF, AWB)

This function detects optical characteristics.

- AE Detector
 - Detection Window: 6ea
 - Integration of Luminance result and pixel counter in each window
 - Histogram of input image (variable detection level)
 - Limitation of integration through Clip/Slice control
- AF Detector (for motorized semi AF)
 - Detection Window: 1ea
 - Integration of the Band Pass Filter output of image and counter in window
 - Line Peak and pixel counter
 - Noise Slice
 - BPF: FIR filter
- AWB Detector
 - Detection Window: 1ea

White Zone Detector: Color Map method
Integration of each R, G, B and pixel counter
Counter of saturated Pixels

6.8. Edge enhancement

This function enhances the edges of image for sharpness.

- Adjustment edge gain/threshold/limit
- Control negative/positive edge
- Noise slicing and detection of high frequency edge

6.9. Gamma Correction

- Gamma control point : 16 point
- 2 gamma tables are controlled at the same time.
- Fixed point on X-axis
- Control each Y/C

6.10. Hue Controller

This function adjusts the hue of image.

- Direction gain control with 8 directions
- Hue control with 8 directions

6.11. Pseudo Color Suppression

This function has the ability to suppress the color.

- High light color suppression
- Low light color suppression
- Edge color suppression

6.12. High Light Masking

This is the ability to mask the high light zone with specific color & level.

6.13. Box OSD (32ea, solid effects)

- OSD quantity : 32ea
- Blending effect : 4step
- Box border : solid effects
- Auto zoom position function

6.14. Font OSD

This function displays MENU for camera.

- Font size: 16 x 24 pixel (Max. 341 characters)
- Scaling of each H,V
- Line return, page return
- Blending effects with 4 steps
- 4 font color palettes
- Adjustment of character space
- Supports half character size

6.15. Motion Object Detector

This function detects the moving objects in image

- Detecting resolution: 32x32 pixels
- Detecting object size: Variable

6.16. External Audio Interface

EN870 supports external audio interface, I2S in / output

- I2S Decoder/Encoder

7. CPU Specification

7.1. CPU General Description

The CPU in this device is operated with an external flash memory. It supports the quad type serial flash memory.

7.2. CPU Features

High-performance, low-power 32-bit Ex-RISC 1.0 processor

32-bits Ex-RISC 1.0 Architecture

- Instructions compatible with Ex-RISC 1.0 processor
- Max. 148.5 MHz
- 7 stage pipelines including branch prediction and pre-fetch units
- 32 GPRs
- 16 KB instruction cache, 8 KB data cache

Embedded Memory

- 32 KB internal SRAM x 4

Special Function

- Serial flash memory access
- Support quad, single data access


Peripherals

- 2ch UART
- 32ch GPIO with second function
- 2ch I2C controller
- 2ch SPI
- 6ch timer with PWM output
- 32bit counter Watchdog function

Operating frequency

- Max. 148.5 MHz

7.3. CPU Block Diagram



7.4. Address map

Address	Function
0xF0000000	Serial flash controller
0xF1000000	UART controller
0xF2000000	GPIO controller
0xF3000000	I2C controller
0xF4000000	SPI0 controller
0xF5000000	SPI1 controller
0xF6000000	TIMER / PWM controller
0xF7000000	Watchdog timer controller

Table 7-1. Table Internal CPU memory map

8. Electrical Characteristics

8.1. Absolute Maximum Ratings

(I/O Power: 1.8V / 3.3V)

Symbol	Parameter	Rating			Unit
		Min.	Typ.	Max.	
VDDC	DC Internal Voltage	1.08	1.2	1.32	V
VIN	DC Input Voltage(1.8V)	1.62	1.8	1.98	V
	DC Input Voltage(3.3V)	2.97	3.3	3.63	V
VOUT	DC Output Voltage(1.8V)	1.62	1.8	1.98	V
	DC Output Voltage(3.3V)	2.97	3.3	3.63	V
Latch	Latch-up Current	±100			mA

8.2. Recommended Operating Conditions

Symbol	Parameter	Rating	Unit
VDDC	DC Internal Voltage	1.2V±0.12	V
VIN	DC Input Voltage(1.8V)	1.8V±0.18	V
	DC Input Voltage(3.3V)	3.3V±0.33	V
VOUT	DC Output Voltage(1.8V)	1.8V±0.18	V
	DC Output Voltage(3.3V)	3.3V±0.33	V
TOPR	Operating Ambient Temperature	-20 ~ 85	°C
TSTG	Storage Temperature	-40 ~ 125	°C

8.3. Static Characteristics

	Level			Unit	Note
	Pin	Target	Ref.		
Human Body Model	All	±2,000 ↑		V	
Charged Device Model	All	±500 ↑		V	

8.4. DC Electrical Characteristics

Item	Pins	Symbol	Conditions	Min.	Typ.	Max.	Unit		
		AVDD_SDT	AVDD _{SDT}		1.08	1.2	1.32	V	
		AVDD_SDT33	AVDD _{SDT33}		2.97	3.3	3.63	V	
		AVDD_PLL	AVDD _{PLL}		1.08	1.2	1.32	V	
		AVDD_LV	AVDD _{LV}		1.08	1.2	1.32	V	
		AVDD_LV33	AVDD _{LV33}		2.97	3.3	3.63	V	
		AVDD_DAC	AVDD _{DAC}		2.25	2.5	2.75	V	
	Digital		VDDQ	VDDQ		2.97	3.3	3.63	V
			VDDQ_BT	VDDQ _{BT}		1.62/2.97	1.8/3.3	1.98/3.63	V
			VDDQ_SS	VDDQ _{SS}		1.62	1.8	1.98	V
			VDDQ_DDR	VDDQ _{DDR}		1.62	1.8	1.98	V
			VDDC	VDDC		1.08	1.2	1.32	V
			VDDQ_ICIO	VDDQ _{ICIO}		2.97	3.3	3.63	V
Digital input voltage	LVD0P~LVD7P LVD0N~LVD7N LVDCKP LVDCKN	ΔV_{LCM}		-25		25	mV		
		ΔV_{LD}		-25		25	mV		
		V_{LD}		100	150	200	mV		
		Z_{dif}		98	100	102	Ω		
		V_{LCM}		0.8	0.9	1	V		
	RSTX, XI0, XI1, XI2, TP0~2, GPIO4~19, RX0, SFDQ0~3, UCCDI, COAX	VIH		0.7 VDDQ		4	V		
		VIL		-0.3		0.3 VDDQ	V		
	Y00~9, CO0~9	VIH _{BT}		0.7 VDDQ _{BT}		4	V		
		VIL _{BT}		-0.3		0.3 VDDQ _{BT}	V		
	VSI, HSI, GPIO0~3	VIH _{SS}		0.7 VDDQ _{SS}		4	V		
		VIL _{SS}		-0.3		0.3 VDDQ _{SS}	V		
	GPIO20~GPIO31	VIH _{ICIO}		0.7 VDDQ _{ICIO}		4	V		
		VIL _{ICIO}		-0.3		0.3 VDDQ _{ICIO}	V		
	Digital output voltage	GPIO4~19, TX0, SFDQ0~3, SFCKO, SFCSN	VOH		VDDQ-0.2			V	
VOL						0.2	V		
DCKO_Y, DCKO_C, Y00~9, CO0~9		VOH _{BT}		VDDQ _{BT} -0.2			V		
		VOL _{BT}				0.2	V		
MCKO, VSI, HSI, GPIO0~3		VOH _{SS}		VDDQ _{SS} -0.2			V		
		VOL _{SS}				0.2	V		
GPIO20~GPIO31		VOH _{ICIO}		VDDQ _{ICIO} -0.2			V		
		VOL _{ICIO}				0.2	V		
Serial output Voltage (Common)	SDIP, SDIM	V_{CMO}			AVDD _{SDI33} - $\Delta V_{SDQ}/2$	V			

8.5. AC Electrical Characteristics

1) Main reference clock




Figure 8-1. main clock description

2) Input LVDS data characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit
Differential motion skew time	T_{SK}			100	ps
Duty ratio	T_H/T_L	45	50	55	%
DDR clock frequency	f				MHz




Figure 8-2. LVDS Timing diagram

3) Video output characteristics




Figure 8-3. VD data output timing diagram

Interface	Symbol	Definition	Min.		Max.		Unit
			VD_A	VD_B	VD_A	VD_B	
HD 30p SDR 10bit@148.5MHz	tPD	PCLK to Data	1.04	1.04	3.33	3.18	ns
	tSKEW	Skew	0.10	0.10	0.26	0.33	ns
HD 60p DDR 10bit@148.5MHz	tPD	PCLK to Data	1.00	1.00	3.29	2.82	ns
	tSKEW	Skew	0.09	0.08	0.22	0.20	ns
HD 60p SDR mode 20bit@148.5MHz	tPD	PCLK to Data	1.09		2.81		ns
	tSKEW	Skew	0.1		0.42		ns

Table 8-1. VD data output timing value

4) I2S characteristics




Figure 8-4. I2S timing diagram

Symbol	Definition	Min.	Max.	Unit
tDWCK	I2S_WCK delay	0.01	0.55	ns
tDDO	I2S_DOUT delay	0.75	3.84	ns

Table 8-2. I2S timing value

9. Power on Sequence

9.1. Power, Reset and Clock




Figure 9-1. Reset sequence diagram

After power on, and when external reset is "High", CLK comes in and internal reset will be "high" after 1200 us (CLK at 27 MHz standard). All processes will work when the internal reset is high. The internal VDDC power is enabling after External VDDQ power up.

10. Power Consumption

*2M60p operation

Power Group	Voltage(V)	Current(mA)	Power(mW)	Description
VDDC	1.2	330	396	Core
VDDQ	3.3	1.38	4.554	Normal IO
VDDQ_DDR	1.8	67.6	121.68	Internal DDR IO
VDDQ_BT	3.3	46.3	152.79	Parallel(BT1120)
VDDQ_ICIO	3.3	TBD	TBD	Inter connection
VDDQ_SS	1.8	1.37	2.466	Sensor I/F
AVDD_LV	1.2	1	1.2	
AVDD_LV33	3.3	6.2	20.46	
AVDD_DAC	2.5	22.4	56	Internal DAC
AVDD_PLL	1.2	8.1	9.72	Internal PLL
AVDD_SDT	1.2	10.6	12.72	SDI Tx core
AVDD_SDT33	3.3	24.3	80.19	SDI Tx
Total			857.78	-

Note)

It is not based on all function operation.

It is an actual measurement value.

11. EX-SDI Overview

11.1. EX-SDI

Generally achievable distance is in inverse proportion to transmission rate. With RG59 cable, transmission distance is approximately 330m in 270Mbps, 160m in 1.485Gbps and 100m in 2.98Gbps.

EX-SDI V1.0 supports only 270Mbps–transmission with 20% image compression. This makes HD-SDI (1.485Gbps data rate) go over 300m and go over low-end cable.

EX-SDI V2.0 supports not only 270Mbps but also 135Mbps, transmission distance is much longer than V1.0. The expected reach is over 500m with RG59 cable. Furthermore it's helpful to reduce difficulties to use low-end cable such UTP and 3C-2V.

EX-SDI V2.1 supports 2M60p/4M30p video resolution based on 270Mbps bandwidth and supports 4K video resolution based on 1.5Gbps bandwidth. Also compatible with EX-SDI V2.0 and below.

EX-SDI is a visually lossless codec based on JPEG standard. It's processing is simple as shown below figure.

It is composed of compress codec, domain conversion and codec rate controller.

Codec controller controls compression rate while studying optimal point of buffer. Optimal point is where total amount of compressed data is as much as empty buffer size by outputting data in buffer.

Therefore image quality relies on this controller. The PSNR is normally 40dB and more in normal source.




Figure 11-1. EX-SDI compress sequence


EX-SDI	V1.0	V2.0	V2.1	V3.0(TBD)	Channel Coding	Polarity Free	UCC/PoC
135Mbps		720p30	←	←	8b/10b	X	O
		720p60	←	←			
		1080p30	←	←			
135Mbps+			720p30	←	8b/10b	X	O
			720p60	←			
			1080p30	←			
270Mbps	720p30	←	←	←	Scrambled NRZ	O	X
	720p60	←	←	←			
	1080p30	←	←	←			
			1080p60	←	8b/10b	X	O
			1440p30	←			
				2160p30			
				1080p120			
1.5Gbps			2160p30	←	Scrambled NRZ	O	O
				2160p60	8b/10b	X	O
HD-SDI	O	O	X	X			
Tx device	→	→	→	EN781 EN772 EN773			
	→	→	EN779/EN870				
	→	EN771					
	EN773V						
	EN778						
Rx device	→	→	→	EN351			
	→	→	EN332T/S				
	→	→	EN334S				
	→	EN332					
	→	EN334R					
	EN331						

Table 11-1. EX-SDI generation

EX-SDI TDM Ver.	V1.0	V1.1	Channel Coding	Polarity Free	UCC/PoC
270Mbps		1080p30 4ch	8b/10b	X	O
1.5Gbps	1080p30 8ch	←	8b/10b NRZ	O	O
		1080p60 4ch	8b/10b	X	
		1440p30 4ch			
		2160p30 4ch			
Tx device	→ EN332T	EN781 EN772 EN781	P30 covers P29.97 and P25 P60 covers P59.94 and P50 1440P 4Mpix : 2560x1440 2160P 8Mpix 4K : 3840x2176		
Rx device	→ EN332T EN334U	EN351			

Table 11-2. EX-SDI TDM generation

11.2. UCC (Upstream Communication Channel)

UCC is a function to control a camera in DVR side over Coax cable remotely.

The EN870 has a UCC modulator inside, which can modulate commonly used control signals (UART, Pelco...) with 0.5MHz ~ 10MHz carrier frequency. With an associated UCC filter, modulated data can go upstream to the camera over coax cable while video data is going downstream from the camera.

In addition, it has UART generator in itself. It can make maximum 16byte serial UART data and outputting it to UCC modulator module.

(Please see UCC guide document for more details)




Figure 11-2. UCC & PoC application diagram

11.3. Channel coding

The SDI standard defines scrambled NRZ as a channel coding. Scrambling signal makes it statistically likely to have a low DC content for easier handling and have a greater number of transitions for easier clock recovery without any bit redundancy (Polynomial $G1(X) = X^9 + X^4 + 1$, $G2(X) = X + 1$).

In order to convert available signal from SDI to parallel data, NRZI-to-NRZ and descrambling processing must be applied before main processing.

The traditional scrambling method used in SDI has a few advantages like no redundancy and polarity-free. Although under normal condition the scrambled data has high transition with an even ratio of ones to zeros, some scrambled status meets too challenging conditions for the receiver to reconstruct SDI signal.

For more reliable communication, EX-SDI 2.0 adopted 8B/10B instead of the scrambled NRZ, even though it has 2 bit redundancy. This helps to achieve DC-balance to reduce the risk of data miss-acquisition in CDR of a receiver side.

Mode	Data rate (bps)	Signal Encoding	Polarity free
HD-SDI	1.485G	Scrambled NRZ	O
3G-SDI	2.98G	Scrambled NRZ	Θ
EX-SDI V1.0	270M	Scrambled NRZ	O
EX-SDI V2.0	135M	8b/10b ¹⁾	X
EX-SDI 3G/4M/4K	270M	8b/10b ¹⁾	X
EX-SDI 4K V2.1	1.485G	Scrambled NRZ	O
EX-SDI TDM V1.0	1.485G	8b/10b NRZ	O
EX-SDI TDM V1.1	270M	8b/10b ¹⁾	X

Note¹⁾: EN870 is input polarity-switchable, but it's controlled manually.

Table 11-3. EX-SDI signal encoding and Polarity

