


AMI5HG 0.5 micron CMOS Gate Array

Description

E03x is a family of 3-input gates which perform the logical exclusive OR (XOR) function.

Logic Symbol	Truth Table																																				
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr><td>L</td><td>L</td><td>L</td><td>L</td></tr> <tr><td>L</td><td>L</td><td>H</td><td>H</td></tr> <tr><td>L</td><td>H</td><td>L</td><td>H</td></tr> <tr><td>L</td><td>H</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>L</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>H</td></tr> </tbody> </table>	A	B	C	Q	L	L	L	L	L	L	H	H	L	H	L	H	L	H	H	L	H	L	L	H	H	L	H	L	H	H	L	L	H	H	H	H
A	B	C	Q																																		
L	L	L	L																																		
L	L	H	H																																		
L	H	L	H																																		
L	H	H	L																																		
H	L	L	H																																		
H	L	H	L																																		
H	H	L	L																																		
H	H	H	H																																		

Core Logic

HDL Syntax

Verilog E03x *inst_name* (Q, A, B, C);

VHDL *inst_name*: E03x port map (Q, A, B, C);

Pin Loading

Pin Name	Equivalent Loads				
	E031	E032	E033	E034	E036
A	2.1	2.1	2.1	2.1	2.1
B	2.1	2.1	2.1	2.1	2.1
C	2.1	3.4	3.2	3.2	3.2

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
E031	5.0	TBD	10.6
E032	8.0	TBD	15.2
E033	8.0	TBD	16.9
E034	10.0	TBD	19.7
E036	10.0	TBD	22.4

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

E031	Number of Equivalent Loads		1	2	5	8	10 (max)
	From: Any Input	t_{PLH}	0.76	0.81	0.97	1.12	1.23
To: Q	t_{PHL}	0.62	0.69	0.86	1.01	1.10	
E032	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.85	0.92	1.02	1.13	1.21
To: Q	t_{PHL}	0.74	0.81	0.92	1.04	1.13	
E033	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Input	t_{PLH}	0.80	0.93	1.03	1.12	1.22
To: Q	t_{PHL}	1.00	1.14	1.25	1.35	1.46	
E034	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: Any Input	t_{PLH}	0.88	0.97	1.07	1.17	1.27
To: Q	t_{PHL}	1.02	1.19	1.30	1.39	1.47	
E036	Number of Equivalent Loads		1	21	42	62	83 (max)
	From: Any Input	t_{PLH}	0.96	1.07	1.16	1.24	1.33
To: Q	t_{PHL}	1.07	1.21	1.33	1.43	1.54	

Core Logic

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Logic Schematic

