



High Performance Stereo Audio ADC

FEATURES

- High performance multi-bit delta-sigma audio ADC
- 100 dB signal to noise ratio
- -85 dB THD+N
- 3 Vpp analog input
- 24-bit, 8 to 200 kHz sampling frequency
- I²S/PCM master or slave serial data port
- Support TDM
- 256/384Fs, USB 12/24 MHz and other non standard audio system clocks
- Low power standby mode


APPLICATIONS

- Soundbar
- Audio Interface
- Digital TV
- A/V Receiver
- DVR
- NVR

ORDERING INFORMATION

ES7242 -40°C ~ +85°C QFN-24

BLOCK DIAGRAM




1. PIN OUT AND DESCRIPTION

		CCLK	CDATA	AD0	AINR4	AINR3	AINR2		
		24	23	22	21	20	19		
MCLK	1							18	REFP
VDDP	2							17	GNDA
TDMIN	3							16	VDDA
SDOUT	4		E	S7	24	2		15	AINR1
GNDD	5							14	REFQ
VDDD	6							13	AINL1
		7	∞	9	10	11	12		
		SCLK	LRCK	AD1	AINL4	AINL3	AINL2		

Pin Name	Pin number	Input or Output	Pin Description
CCLK, CDATA	24, 23	I/O	I ² C clock and data
AD0, AD1	22, 9	I	I ² C addresses
MCLK	1	I	Master clock
SCLK	7	I/O	Serial data bit clock
LRCK	8	I/O	Serial data left and right channel frame clock
TDMIN	3	I	TDM data in
SDOUT	4	0	Serial data output
AINL1, AINR1	13, 15		
AINL2, AINR2	12, 19		Analog left and right inputs
AINL3, AINR3	11, 20		
AINL4, AINR4	10, 21		
VDDP	2	1	Power supply for the digital input and output
VDDD/GNDD	6, 5	1	Digital power supply
VDDA/GNDA	16, 17	1	Analog power supply
REFP	18	0	Filtering capacitor connection
REFQ	14	0	Filtering capacitor connection

2. TYPICAL APPLICATION CIRCUIT



3. CLOCK MODES AND SAMPLING FREQUENCIES

The device supports standard audio clocks (256Fs, 384Fs, 512Fs, etc), USB clocks (12/24 MHz), and some common non standard audio clocks (25 MHz, 26 MHz, etc).

According to the serial audio data sampling frequency (Fs), the device can work in two speed modes: single speed mode or double speed mode. In single speed mode, Fs normally ranges from 8 kHz to 48 kHz, and in double speed mode, Fs normally range from 64 kHz to 96 kHz.

The device can work either in master clock mode or slave clock mode. In slave mode, LRCK and SCLK are supplied externally, and LRCK and SCLK must be synchronously derived from the system clock with specific rates. In master mode, LRCK and SCLK are derived internally from device master clock.

4. MICRO-CONTROLLER CONFIGURATION INTERFACE

The device supports standard I²C micro-controller configuration interface. External microcontroller can completely configure the device through writing to internal configuration registers.

I²C interface is a bi-directional serial bus that uses a serial data line (CDATA) and a serial clock line (CCLK) for data transfer. The timing diagram for data transfer of this interface is given in Figure 1a and Figure 1b. Data are transmitted synchronously to CCLK clock on the CDATA line on a byte-by-byte basis. Each bit in a byte is sampled during CCLK high with MSB bit being transmitted firstly. Each transferred byte is followed by an acknowledge bit from receiver to pull the CDATA low. The transfer rate of this interface can be up to 400 kbps.

A master controller initiates the transmission by sending a "start" signal, which is defined as a high-to-low transition at CDATA while CCLK is high. The first byte transferred is the slave address. It is a seven-bit chip address followed by a RW bit. The chip address must be 0010 0x0, where x equals ~AD1 ~AD0. The RW bit indicates the slave data transfer direction. Once an acknowledge bit is received, the data transfer starts to proceed on a byte-by-byte basis in the direction specified by the RW bit. The master can terminate the communication by generating a "stop" signal, which is defined as a low-to-high transition at CDATA while CCLK is high.

In I²C interface mode, the registers can be written and read. The formats of "write" and "read" instructions are shown in Table 1 and Table 2. Please note that, to read data from a register, you must set R/W bit to 0 to access the register address and then set R/W to 1 to read data from the register.

	Chip Address	R/W		Register Address		Data to be written		
start	0010 0 ~AD1 ~AD0 0	0	ACK	RAM	ACK	DATA	ACK	Stop

Table 1 Write Data to Register in I²C Interface Mode




Figure 1a I²C Write Timing

Table 2 Read Data from Register in I²C Interface Mode

	Chip Address	R/W		Register Address		
Start	0010 0 ~AD1 ~AD0 0	0	ACK	RAM	ACK	
	Chip Address	R/W		Data to be read		
Start	0010 0 ~AD1 ~AD0 0	1	ACK	Data	NACK	Stop




Figure 1b I²C Read Timing

5. DIGITAL AUDIO INTERFACE

The device provides many formats of serial audio data interface to the output from the ADC through LRCK, SCLK and SDOUT pins. These formats are I²S, left justified and DSP/PCM mode. ADC data is out at SDOUT on the falling edge of SCLK. The relationships of SDOUT (SDATA), SCLK and LRCK with these formats are shown through Figure 2 to Figure 5.




Figure 2 I²S Serial Audio Data Format Up To 24-bit




Figure 3 Left Justified Serial Audio Data Format Up To 24-bit





Figure 4 DSP/PCM Mode A





6. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Continuous operation at or beyond these conditions may permanently damage the device.

PARAMETER	MIN	MAX
Analog Supply Voltage Level	-0.3V	+5.0V
Digital Supply Voltage Level	-0.3V	+5.0V
Input Voltage Range	DGND-0.3V	DVDD+0.3V
Operating Temperature Range	-40°C	+85°C
Storage Temperature	-65°C	+150°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MIN	ТҮР	MAX	UNIT
VDDA	3.0	3.3	3.6	V
VDDD	3.0	3.3	3.6	V
VDDP	1.6	3.3	3.6	V

ADC ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS

Test conditions are as the following unless otherwise specify: VDDA=3.3V, VDDD=3.3V, AGND=0V, DGND=0V, Ambient temperature=25°C, Fs=48 KHz, 96 KHz or 192 KHz, MCLK/LRCK=256.

PARAMETER	MIN	ТҮР	MAX	UNIT
ADC Performance				
Signal to Noise ratio (A-weigh)	95	100	104	dB
THD+N	-88	-85	-75	dB
Channel Separation (1KHz)	95	100	105	dB
Interchannel Gain Mismatch		0.1		dB
Gain Error			±5	%
Filter Frequency Response – Single Sp	eed			
Passband	0		0.4535	Fs
Stopband	0.5465			Fs
Passband Ripple			±0.05	dB
Stopband Attenuation	70			dB
Filter Frequency Response – Double S	peed			
Passband	0		0.4167	Fs
Stopband	0.5833			Fs
Passband Ripple			±0.005	dB
Stopband Attenuation	70			dB
Filter Frequency Response – Quad Spe	eed			
Passband	0		0.2083	Fs
Stopband	0.7917			Fs
Passband Ripple			±0.005	dB
Stopband Attenuation	70			dB
Analog Input				
Full Scale Input Level		3		Vpp
Input Impedance		20		ΚΩ

POWER CONSUMPTION CHARACTERISTICS

PARAMETER	MIN	ТҮР	MAX	UNIT	
Normal Operation Mode					
VDDD=3.3V, VDDP=3.3V, VDDA=3.3V		30		mA	
Power Down Mode					
VDDD=3.3V, VDDP=3.3V, VDDA=3.3V		19		uA	

SERIAL AUDIO PORT SWITCHING SPECIFICATIONS

PARAMETER	Symbol	MIN	MAX	UNIT
MCLK frequency			51.2	MHz
MCLK duty cycle		40	60	%
LRCK frequency			200	KHz
LRCK duty cycle		40	60	%
SCLK frequency			26	MHz
SCLK pulse width low	TSCLKL	15		ns
SCLK Pulse width high	TSCLKH	15		ns
SCLK falling to LRCK edge	TSLR	-10	10	ns
SCLK falling to SDOUT valid	TSDO	11		ns





Figure 6 Serial Audio Port Timing


I²C SWITCHING SPECIFICATIONS


PARAMETER	Symbol	MIN	MAX	UNIT
SCL Clock Frequency	FSCL		400	KHz
Bus Free Time Between Transmissions	TTWID	1.3		us
Start Condition Hold Time	TTWSTH	0.6		us
Clock Low time	TTWCL	1.3		us
Clock High Time	TTWCH	0.4		us
Setup Time for Repeated Start Condition	TTWSTS	0.6		us
SDA Hold Time from SCL Falling	TTWDH		900	ns
SDA Setup time to SCL Rising	TTWDS	100		ns
Rise Time of SCL	TTWR		300	ns
Fall Time SCL	TTWF		300	ns



7. PACKAGE

QFNWB4 \times 4-24L (PO. 50TO. 75/0. 85) PACKAGE OUTLINE DIMENSIONS





Side View

Symbol	Dimensions Ir	n Millimeters	Dimensions In Inches		
Symbol	Min.	Max.	Min.	Max.	
A	0.700/0.800	0.800/0.900	0.028/0.031	0.031/0.035	
A1	0.000	0.050	0.000	0.002	
A3	0.203	REF.	0.008REF.		
D	3.924	4.076	0.154	0.160	
E	3.924	4.076	0.154	0.160	
D1	2.600	2.800	0.102	0.110	
E1	2.600	2.800	0.102	0.110	
k	0.200	MIN.	0.008MIN.		
b	0.200	0.300	0.008	0.012	
е	0.500	TYP.	0.020	TYP.	
L	0.324	0.476	0.013	0.019	

8. CORPORATE INFORMATION

Everest Semiconductor Co., Ltd.

No. 1355 Jinjihu Drive, Suzhou Industrial Park, Jiangsu, P.R. China, Zip Code 215021

苏州工业园区金鸡湖大道 1355 号国际科技园,邮编 215021

Email: info@everest-semi.com

