# ES8374



# Low Power Mono Audio CODEC

## **FEATURES**

#### System

- High performance and low power multibit delta-sigma audio ADC and DAC
- I<sup>2</sup>S/PCM master or slave serial data port
- Two pairs of analog input with differential input option
- Mono analog output
- 256/384Fs, USB 12/24 MHz, fractional PLL for wide range of system clocks
- Standard audio clock output
- Sophisticated analog input and output routing, mixing and gain
- GPIO
- I<sup>2</sup>C interface

#### ADC

- 24-bit, 8 to 96 kHz sampling frequency
- 95 dB signal to noise ratio, -85 dB THD+N
- Low noise pre-amplifier
- Noise reduction filters
- Auto level control (ALC) and noise gate
- Support analog and digital microphone
- Microphone bias

## DAC

- 24-bit, 8 to 96 kHz sampling frequency
- 95 dB signal to noise ratio, -85 dB THD+N
- 1.25W@8Ω/5V or 1.8W@4Ω/4.2V mono class D speaker driver
- Dynamic range compression
- Headphone and external mic detection
- Pop and click noise suppression

#### Low Power

- 3.3V to 5V operation
- 32 mW playback; 42 mW playback and record
- Low standby current

## **APPLICATIONS**

- Car DV
- IP Camera
- DVR, NVR
- Surveillance

## **ORDERING INFORMATION**

ES8374 -40°C ~ +85°C QFN-28

## **1. BLOCK DIAGRAM**



ES8374

# 2. PIN OUT AND DESCRIPTION



Confidential

NAME	1/0	DESCRIPTION	
MCLK	DI	Master clock	
CDATA	DIO	I <sup>2</sup> C data	
CCLK	DI	l <sup>2</sup> C clock	
CE	DI	I <sup>2</sup> C address	
GPIO1	DIO	GPIO (digital mic clock, jack detect, PLL out, interrupt)	
GPIO2	DIO	GPIO (PLL out, interrupt)	
ASDOUT	DO	I <sup>2</sup> S/PCM serial data out	
DSDIN	DI	I <sup>2</sup> S/PCM serial data in	
LRCK	DIO	I <sup>2</sup> S/PCM left and right clock	
SCLK	DIO	I <sup>2</sup> S/PCM bit clock	
LIN1/DMIC_SDA	AI	Left analog input or digital mic data	
RIN1	AI	Right analog input	
LIN2	AI	Left analog input	
RIN2	AI	Right analog input	
MONOOUT	AO	Mono output	
SPKP	AO	Positive speaker out	
SPKN	AO	Negative speaker out	
MICBIAS		Mic bias	
ADCVRP		ADC reference filtering	
DACVRP		DAC reference filtering	
VMID		Common mode filtering	
DVDD		Digital core power supply	
PVDD		Digital IO power supply	
DGND		Digital ground	
AVDD		Analog power supply	
AGND		Analog ground	
SPKVDD		Speaker driver power supply	
SPKGND		Speaker driver ground	

# 3. TYPICAL APPLICATION CIRCUIT



# 4. CLOCK MODES AND SAMPLING FREQUENCIES

The device supports three types of clocking: standard audio clocks (256Fs, 384Fs, 512Fs, etc), USB clocks (12/24 MHz), and an on-chip 22-bit fractional PLL clock.

According to the serial audio data sampling frequency (Fs), the device can work in two speed modes: single speed mode or double speed mode. In single speed mode, Fs normally ranges from 8 kHz to 48 kHz, and in double speed mode, Fs normally range from 64 kHz to 96 kHz.

The device can work either in master clock mode or slave clock mode. In slave mode, LRCK and SCLK are supplied externally, and LRCK and SCLK must be synchronously derived from the system clock with specific rates. In master mode, LRCK and SCLK are derived internally from device master clock.

# 5. MICRO-CONTROLLER CONFIGURATION INTERFACE

The device supports standard I<sup>2</sup>C micro-controller configuration interface. External microcontroller can completely configure the device through writing to internal configuration registers.

I<sup>2</sup>C interface is a bi-directional serial bus that uses a serial data line (SDA) and a serial clock line (SCL) for data transfer. The timing diagram for data transfer of this interface is given in Figure 1. Data are transmitted synchronously to SCL clock on the SDA line on a byte-by-byte basis. Each bit in a byte is sampled during SCL high with MSB bit being transmitted firstly. Each transferred

byte is followed by an acknowledge bit from receiver to pull the SDA low. The transfer rate of this interface can be up to 100 kbps.



Figure 1 Data Transfer for I<sup>2</sup>C Interface

A master controller initiates the transmission by sending a "start" signal, which is defined as a high-to-low transition at SDA while SCL is high. The first byte transferred is the slave address. It is a seven-bit chip address followed by a RW bit. The chip address must be 001000x, where x equals AD0. The RW bit indicates the slave data transfer direction. Once an acknowledge bit is received, the data transfer starts to proceed on a byte-by-byte basis in the direction specified by the RW bit. The master can terminate the communication by generating a "stop" signal, which is defined as a low-to-high transition at SDA while SCL is high.

In I<sup>2</sup>C interface mode, the registers can be written and read. The formats of "write" and "read" instructions are shown in Table 1 and Table 2. Please note that, to read data from a register, you must set R/W bit to 0 to access the register address and then set R/W to 1 to read data from the register.

Chip Address		R/W		Register Address		Data to be written
001000	AD0	0	ACK	RAM	ACK	DATA

#### Table 1 Write Data to Register in I<sup>2</sup>C Interface Mode

Table 2 Read Data from Register in I<sup>2</sup>C Interface Mode

Chip Address		R/W		Register Address
001000 AD0		0	ACK RAM	
Chip Address		R/W		Data to be read
001000	AD0	1	АСК	Data

## 6. DIGITAL AUDIO INTERFACE

The device provides many formats of serial audio data interface to the input of the DAC or output from the ADC through LRCK, BCLK (SCLK) and DACDAT/ADCDAT pins. These formats are I<sup>2</sup>S, left justified, right justified, DSP/PCM and TDM mode. DAC input DACDAT is sampled by the

device on the rising edge of SCLK. ADC data is out at ADCDAT on the falling edge of SCLK. The relationship of SDATA (DACDAT/ADCDAT), SCLK and LRCK with these formats are shown through Figure 2 to Figure 6.











Figure 5 DSP/PCM Mode B

# 7. ELECTRICAL CHARACTERISTICS

### ABSOLUTE MAXIMUM RATINGS

Continuous operation at or beyond these conditions may permanently damage the device.

PARAMETER	MIN	MAX
Analog Supply Voltage Level	-0.3V	+5.5V
Digital Supply Voltage Level	-0.3V	+5.5V
Input Voltage Range	DGND-0.3V	PVDD+0.3V
Operating Temperature Range	-40°C	+85°C
Storage Temperature	-65°C	+150°C

#### **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MIN	ТҮР	MAX	UNIT
AVDD	3	3.3	5.5	V
SPKVDD				V
4Ω Speaker	3	4.2	5	
8Ω Speaker	3	5	5.5	
DVDD	3	3.3	5.5	V
PVDD (DVDD-PVDD must be less than 2V)	1.6	3.3	5.5	V

#### ADC ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS

Test conditions are as the following unless otherwise specify: AVDD=3.3V, DVDD=3.3V, AGND=0V, DGND=0V, Ambient temperature=25°C, Fs=48 KHz or 96 KHz, MCLK/LRCK=256.

PARAMETER	MIN	ТҮР	MAX	UNIT				
ADC Performance								
Signal to Noise ratio (A-weigh)	85	95	98	dB				
THD+N	-88	-85	-75	dB				
Gain Error			±5	%				
Filter Frequency Response – Single Speed								
Passband	0		0.4535	Fs				
Stopband	0.5465			Fs				
Passband Ripple			±0.05	dB				
Stopband Attenuation	50			dB				
Filter Frequency Response – Double Speed								
Passband	0		0.4167	Fs				
Stopband	0.5833			Fs				
Passband Ripple			±0.005	dB				
Stopband Attenuation	50			dB				
Analog Input								
Full Scale Input Level				Vrms				
Input Impedance				ΚΩ				

## DAC ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS

Test conditions are as the following unless otherwise specify: AVDD=3.3V, DVDD=3.3V, AGND=0V, DGND=0V, Ambient temperature=25°C, Fs=48 KHz or 96 KHz, MCLK/LRCK=256.

PARAMETER	MIN	ТҮР	MAX	UNIT				
DAC Performance								
Signal to Noise ratio (A-weigh)	83	95	98	dB				
THD+N	-88	-85	-75	dB				
Filter Frequency Response – Single Speed								
Passband	0		0.4535	Fs				
Stopband	0.5465			Fs				
Passband Ripple			±0.05	dB				
Stopband Attenuation	40			dB				
Filter Frequency Response – Double Speed								
Passband	0		0.4167	Fs				
Stopband	0.5833			Fs				
Passband Ripple			±0.005	dB				
Stopband Attenuation	40			dB				
Analog Output								
Full Scale Output Level				Vrms				

#### **POWER CONSUMPTION CHARACTERISTICS**

PARAMETER	MIN	ТҮР	MAX	UNIT		
Normal Operation Mode						
DVDD=3.3V, PVDD=3.3V, AVDD=3.3V:				mW		
Play back		32				
Play back and record		42				
Power Down Mode						
DVDD=3.3V, PVDD=3.3V, AVDD=3.3V		50		uA		

#### SERIAL AUDIO PORT SWITCHING SPECIFICATIONS

PARAMETER	Symbol	MIN	MAX	UNIT
MCLK frequency			51.2	MHz
MCLK duty cycle		40	60	%
LRCK frequency			200	KHz
LRCK duty cycle		40	60	%
SCLK frequency			26	MHz
SCLK pulse width low	TSCLKL	15		ns
SCLK Pulse width high	TSCLKH	15		ns
SCLK falling to LRCK edge	TSLR	-10	10	ns
SCLK falling to SDOUT valid	TSDO	0		ns
SDIN valid to SCLK rising setup time	TSDIS	10		ns
SCLK rising to SDIN hold time	TSDIH	10		ns



## Figure 6 Serial Audio Port Timing

## I<sup>2</sup>C SWITCHING SPECIFICATIONS

PARAMETER	Symbol	MIN	MAX	UNIT
SCL Clock Frequency	FSCL		100	KHz
Bus Free Time Between Transmissions	TTWID	4.7		us
Start Condition Hold Time	TTWSTH	4.0		us
Clock Low time	TTWCL	4.0		us
Clock High Time	ттwсн	4.0		us
Setup Time for Repeated Start Condition	TTWSTS	4.7		us
SDA Hold Time from SCL Falling	TTWDH	0.1		us
SDA Setup time to SCL Rising	TTWDS	100		ns
Rise Time of SCL	TTWR		25	us
Fall Time SCL	TTWF		25	ns



## Figure 7 I<sup>2</sup>C Timing

# 8. PACKAGE

QFNWB4×4-28L-A (PO. 45T0. 75/0. 85) PACKAGE OUTLINE DIMENSIONS







BOTTOM VIEW



SIDE VIEW

Symbol	<b>Dimensions In Millimeters</b>		Dimensions In Inches		
Symbol	Min.	Max.	Min.	Max.	
A	0.700/0.800	0.800/0.900	0.028/0.031	0.031/0.035	
A1	0.000	0.050	0.000	0.002	
A3	0.203	BREF.	0.008REF.		
D	3.924	4.076	0.154	0.160	
E	3.924	4.076	0.154	0.160	
E1	2.500	2.700	0.098	0.106	
D1	2.500	2.700	0.098	0.106	
k	0.20	OMIN	0.00	8MIN	
b	0.180	0.280	0.007	0.011	
е	0.450	DTYP.	0.018	BTYP.	
L	0.274	0.426	0.011	0.017	

# 9. CORPORATE INFORMATION

Everest Semiconductor Co., Ltd.

苏州工业园区金鸡湖大道 1355 号国际科技园,邮编 215021

## Email: info@everest-semi.com

