



The **SABRE® ES9026PRO HyperStream® II** 8-channel audio DAC is a high performance 32-bit solution designed for Audiophile and Studio equipment applications such as SACD players, Blu-ray players, digital preamplifier, A/V receivers, studio consoles and digital audio workstations.

Part Number	Description	Package	DNR (dB)	THD+N (dB)	32-bit DAC	I <sup>2</sup> S / DoP / DSD / SPDIF Input	Jitter Reduction
	SABRE® PRO 32-bit 8-ch HypersStream II Audio DAC	48-LQFP	124	-110	Yes	Yes	Yes

Using the critically acclaimed ESS' patented **HyperStream®** II architecture and Time Domain Jitter Eliminator, the ES9026PRO 32-Bit Audio DAC delivers an unprecedented DNR of up to 124dB and THD+N of –110dB, the industry's highest performance level that will satisfy the needs of the most demanding audio applications.

The **ES9026PRO** handles up to 32-bit 768kHz PCM, DSD256 via DoP and native DSD1024 data in master or slave timing modes. Custom sound signature is supported via a fully programmable FIR filter with 7 presets. Residual distortion from suboptimal PCB components and layout can be minimized using **ES9026PRO's** unique THD compensation circuit, while chip-to-chip gain variation is minimized via a built-in auto gain calibration circuit.

The **SABRE® ES9026PRO** sets the standard for HD audio performance, **SABRE SOUND®**, in a cost-effective, easy-to-use 48-LQFP package for today's most demanding digital-audio applications.


FEATURES	BENEFITS
Patented 32-bit HyperStream® II DAC	<ul> <li>Industry's highest performance 32-bit audio DAC with unprecedented</li> </ul>
○ Up to 124dB DNR	dynamic range and ultra-low distortion
○ −110dB THD+N	<ul> <li>Supports both synchronous and asynchronous sampling modes</li> </ul>
Patented Time Domain Jitter Eliminator	Unmatched audio clarity free from input clock jitter
64-bit accumulator and 32-bit processing	Distortion-free signal processing
	<ul> <li>Supports SPDIF, PCM (I<sup>2</sup>S, LJ, RJ 16-32-bit), DoP or DSD input</li> </ul>
Versetile Digital Input	<ul> <li>Supports up to 768kHz PCM, DSD256 via DoP and native DSD1024</li> </ul>
Versatile Digital Input	<ul> <li>Supports up to 1.536MHz external oversampling filter</li> </ul>
	<ul> <li>Supports master and slave timing modes</li> </ul>
	Click-free, soft mute and output volume changes
Integrated DSP functions	Programmable Zero detection
	<ul> <li>De-emphasis for 32kHz, 44.1kHz, and 48kHz sampling</li> </ul>
Customizable output configuration	<ul> <li>Mono, stereo, or 8-channel output with either current-mode or voltage-mode</li> </ul>
Custoffizable output configuration	operation (current-mode gives lower THD)
	<ul> <li>7 ready-to-use preset filters with linear/minimum phase and low-delay options</li> </ul>
User Programmable Oversampling Filter	<ul> <li>Supports custom coefficients for unique sound signature</li> </ul>
	Supports external oversampling filter
Clock Gearing	Reduces operating frequency for lower power consumption
Gain Calibration ADC	Enables uniform output level across all chips
THD compensation	Minimizes distortion from external PCB components and layout
Full 8-to-8 channel mapping	<ul> <li>Allows channels to be remapped for optimized PCB routing</li> </ul>

#### **APPLICATIONS**


Digital-Audio Workstations Blu-ray / SACD players Professional Audio Equipment A/V Receivers



### **FUNCTIONAL BLOCK DIAGRAM**




### TYPICAL APPLICATION BLOCK DIAGRAM





### **PIN LAYOUT**





### **PIN DESCRIPTIONS**

Pin	Name	Pin Type	Reset State	Pin Description
1	DAC1	AO	Driven to ground via RDAC	Differential Positive Analog Output 1
2	DAC1B	AO	Driven to ground via RDAC	Differential Negative Analog Output 1
3	DAC3B	AO	Driven to ground via RDAC	Differential Negative Analog Output 3
4	DAC3	AO	Driven to ground via RDAC	Differential Positive Analog Output 3
5	AGND_L	Ground	Ground	Analog Ground for Left channels
6	AVCC_L	Power	Power	Low-Noise Analog Power (+3.3V) for Left channels
7	RESETB	I	Tri-stated	Global Reset Input, Active Low
8	DGND	Ground	Ground	Digital Ground
9	DAC5	AO	Driven to ground via RDAC	Differential Positive Analog Output 5
10	DAC5B	AO	Driven to ground via RDAC	Differential Negative Analog Output 5
11	DAC7B	AO	Driven to ground via RDAC	Differential Negative Analog Output 7
12	DAC7	AO	Driven to ground via RDAC	Differential Positive Analog Output 7
13	VDD_L	Power	Power	Analog Power (+1.2V) for Left channels
14	AVCC_L	Power	Power	Low-Noise Analog Power (+3.3V) for Left channels
15	AGND_L	Ground	Ground	Analog Ground for Left channels
16	SDA	I/O	Tri-stated	I <sup>2</sup> C Serial Data Input / Output
17	SCL	I	Tri-stated	I <sup>2</sup> C Serial Clock Input
18	XOUT	AO	Floating	Crystal oscillator output
19	XIN	Al	Floating	Crystal oscillator input (Note: can also just be a clock input)
20	VCCA	Power	Power	Power (+3.3V) for oscillator / Gain Calibration
21	DVDD	Power	Power	Digital Power (+1.2V) for core of chip
22	DGND	Ground	Ground	Digital Ground
23	AGND_R	Ground	Ground	Analog Ground for Right channels
24	AVCC_R	Power	Power	Low-Noise Analog Power (+3.3V) for Right channels
25	VDD_R	Power	Power	Analog Power (+1.2V) for Right channels
26	DAC8	AO	Driven to ground via RDAC	Differential Positive Analog Output 8
27	DAC8B	AO	Driven to ground via RDAC	Differential Negative Analog Output 8
28	DAC6B	AO	Driven to ground via RDAC	Differential Negative Analog Output 6
29	DAC6	AO	Driven to ground via RDAC	Differential Positive Analog Output 6



# PIN DESCRIPTIONS (continued)

Pin	Name	Pin Type	Reset State	Pin Description
30	GPIO1	I/O	Tri-stated	GPIO 1
31	AVCC_R	Power	Power	Low-Noise Analog Power (+3.3V) for Right channels
32	AGND_R	Ground	Ground	Analog Ground for Right channels
33	DAC4	AO	Driven to ground via RDAC	Differential Positive Analog Output 4
34	DAC4B	AO	Driven to ground via RDAC	Differential Negative Analog Output 4
35	DAC2B	AO	Driven to ground via RDAC	Differential Negative Analog Output 2
36	DAC2	AO	Driven to ground via RDAC	Differential Positive Analog Output 2
37	DGND	Ground	Ground	Digital Ground
38	DATA8	I/O	Tri-stated	DSD Data8 or SPDIF Input 9
39	DATA7	I/O	Tri-stated	DSD Data7 or SPDIF Input 8
40	DATA6	I/O	Tri-stated	DSD Data6 or SPDIF Input 7
41	DATA5	I/O	Tri-stated	DSD Data5 or PCM Data CH7 / CH8 or SPDIF Input 6
42	DATA4	I/O	Tri-stated	DSD Data4 or PCM Data CH5 / CH6 or SPDIF Input 5
43	DATA3	I/O	Tri-stated	DSD Data3 or PCM Data CH3 / CH4 or SPDIF Input 4
44	DATA2	I/O	Tri-stated	DSD Data2 or PCM Data CH1 / CH2 or SPDIF Input 3
45	DATA1	I/O	Tri-stated	DSD Data1 or PCM Frame Clock or SPDIF Input 2
46	DATA_CLK	I/O	Tri-stated	PCM Bit Clock or DSD Bit Clock or SPDIF Input 1
47	DVDD	Power	Power	Digital Power (+1.2V) for core of chip
48	AVDD	Power	Power	Digital Power (+1.8V / +3.3V) for top pad ring of chip

#### Notes:

VDD\_L, VDD\_R and DVDD are internally connected.

I = Digital Input I/O = Input / Output AI = Analog Input AO = Analog Output

All unused digital inputs should be connected to ground directly, or via a pull-down resistor of  $4.7k\Omega$  to  $47k\Omega$ 

## **5V Tolerant Pins (3.3V AVDD Supply Only)**

The following pins are 5V tolerant:

- RESETB
- SDA and SCL
- GPIO1
- DATA\_CLK
- DATA1-8



## **System Clock and Audio Inputs**

**Sampling Rate Notations** 

Mode	FSR raw sample rate at audio interface	fs sample rate for filter specification
DSD	DATA_CLK	FSR / 64
DoP	Frame Clock Rate	FSR / 4
Serial (PCM) Normal Mode	Frame Clock Rate	FSR
Serial (PCM) OSF Bypass Mode	Frame Clock Rate	FSR/8
SPDIF	SPDIF Audio Rate	FSR

### System Clock (XIN) and Audio Master Clock (MCLK)

The system clock (XIN) can be generated with a crystal using the built-in oscillator or supplied externally.

- o The maximum XIN frequency is 100MHz as specified in ANALOG PERFORMANCE and XIN Timing.
- o The audio master clock (MCLK) is divided down from XIN via clock\_gear in Register 0: System Registers.
- o The minimum MCLK frequency for a given raw sample rate FSR is specified in **ANALOG PERFORMANCE**.
- o The minimum MCLK frequency for a given I2C clock is specified in the table under I2C Timing Table.

#### **PCM Pin Connections**

. •						
Pin Name	Description					
DATA1	Frame clock					
DATA5~2	8-channel PCM serial data					
DATA_CLK	Bit clock for PCM audio format					

Note: DATA\_CLK frequency must be (2 x serial\_length) x FSR.

serial\_length can be set in Register 2: Serial Data Configuration and Automute Enable

#### **SPDIF Pin Connections**

Pin Name	Description
GPIO1	SPDIF input 10
DATA8~1	SPDIF input 9~2
DATA_CLK	SPDIF input 1

An SPDIF source multiplexer allows for up to 10 SPDIF sources to be connected to the data and GPIO pins selectable via Register 11: SPDIF Mux and GPIO Inversion. SPDIF input mode can be manually selected by *input\_select* in Register 1: Input selection or automatically selected if *auto\_select* in Register 1: Input selection is set to a mode allowing automatic SPDIF selection.

#### **DSD Pin Connections**

Pin Name	Description
DATA8~1	8-channel DSD data input
DATA_CLK	Bit clock for DSD data input

Note: DATA CLK frequency must be FSR.



#### **Master Mode**


The DAC can become an audio timing master via master\_mode in Register 10: Master Mode and Sync Configuration.

o The 'input select' bits in Register 1: Input selection must be set correctly to select either DSD or serial master mode.

The Bit Clock frequency can be configured using one of the following two methods:

- Set the desired master\_div in Register 10: Master Mode and Sync Configuration, or
- Use NCO mode to set FSR using Register 42-45: Programmable NCO. When in NCO mode the master\_div setting will be ignored.

An available GPIO pin can be configured to output MCLK using Register 8: GPIO1 Configuration.





## **Function Description**

#### **Soft Mute**

When Mute is asserted the output signal will ramp to the -∞ level. When Mute is reset the attenuation level will ramp back up to the previous level set by the volume control register. Asserting Mute will not change the value of the volume control register. The ramp rate is set by Register 6: De-emphasis Filter & Volume Ramp Rate according to the following relationship:

$$rate = \frac{2^{\text{vol\_rate}} * FSR}{512} dB/s$$

#### **Automute (PCM and SPDIF modes only)**

Automute is disabled by default and can be enabled by setting *automute\_time* to a non-zero value. Automute is triggered when the following conditions are met:

Mode	Detection Condition	Time
	Data is lower than automute_level	2096896
SPDIF	for the specified time	automute_time * FSR

Automute\_time can be set using Register 4: Automute Time. Automute level can be set using Register 5: Automute Level.

The automute status can be read using *automute\_status* in <u>Register 64: Chip ID and Status</u> or via a GPIO pin programmed as *Automute Status* using <u>Register 8: GPIO1 Configuration</u>.

The triggered automute behavior can be configured using Register 2: Serial Data Configuration and Automute Enable to one of the followings:

- No action
- Soft Mute
- Ramp all channels to ground to reduce power consumption
- · Soft Mute then ramp all channels to ground

The ramp-to-ground rate can be configured to  $4096 * \frac{2^{(\text{soft\_start\_time}+1)}}{\text{MCLK}}$  using Register 14: Soft-Start Configuration.

#### **Volume Control**

Each channel has an independently controlled digital attenuation circuit which can be set to attenuate from 0dB to -127dB in 0.5dB steps. When a new volume level is set, the digital attenuation circuit will ramp softly to the new level. To ensure silent digital volume transitions each 0.5dB step can take as many as 64 intermediate steps depending on the *volume\_rate* setting in Register 6: De-emphasis Filter & Volume Ramp Rate.

#### Master Trim

The master trim sets the 0dB reference level for the digital volume control of each DAC. The master trim is programmable via Register 24-27: Master Trim. The master trim registers store a 32bit signed number and should never exceed the full scale signed value 32'h7FFFFFFF.

#### 18dB Channel Gain (PCM mode only)

A +18dB gain can be applied on a per-channel based using Register 62: +18dB Channel Gain, in addition to volume control and master trim. Note that the output will be clipped if the +18dB gain results in larger than full scale output.



#### **De-emphasis**

The de-emphasis feature is included for audio data that has utilized the 50/15µs pre-emphasis for noise reduction. There are three de-emphasis filters, one for 32kHz, one for 44.1kHz, and one for 48kHz selectable via *deemph\_sel* and bypassed via *deemph\_bypass* in Register 6: De-emphasis Filter & Volume Ramp Rate.

The de-emphasis filter can automatically be applied when an SPDIF stream sets the de-emphasis flag. It will auto detect the sample rate (32k, 44.1k, 48k) in either consumer or professional formats and then apply the correct de-emphasis filter. The automatic enabling of the de-emphasis filter can be enabled via *auto\_deemph* in Register 6: De-emphasis Filter & Volume Ramp Rate.

#### **Preset Ovesampling FIR Filters**

Seven pre-programmed digital filters are selectable for SPDIF and PCM serial mode via *filter\_shape* in <u>Register 7: Filter Bandwidth and System Mute</u>. See <u>ANALOG PERFORMANCE</u>, <u>PCM FILTER FREQUENCY RESPONSE</u> and <u>PCM FILTER IMPULSE RESPONSE</u> for more information.

#### **Custom Ovesampling FIR Filter**

The FIR filter can also be programmed as a two-staged interpolation filter with custom coefficients to achieve unique sound signature. Custom coefficients can be generated using MATLAB and then downloaded using a custom C code.

#### Example Source Code for Loading a Filter

```
// only accept 128, 64 or 16 coefficients
// Note: The coefficients must be quantized to 32 bits for this method!
// Note: Stage 1 consists of 128 or 64 values (0-127 being the coefficients)
// Note: Stage 2 consists of 16 values (0-13 being the coefficients, 14-15 are zeros)
// Note: Stage 2 is symmetric about coefficient 13. See the example filters for more information.
byte fir_badr = 32;
byte coeff_stage = (byte)(coeffs.Count == 64 ? 0 : 1);
for (int i = 0; i < coeffs.Count; i++)</pre>
    // stage 1 contains 128 coefficients, while stage 2 contains 16 coefficients
   registers.WriteRegister(fir_badr, (byte)((coeff_stage << 7) + i));</pre>
   // write the coefficient data
   registers.WriteRegister(fir_badr+1, (byte)(coeffs[i] & 0xff));
   registers.WriteRegister(fir_badr+2, (byte)((coeffs[i] >> 8) & 0xff));
   registers.WriteRegister(fir_badr+3, (byte)((coeffs[i] >> 16) & 0xff));
   registers.WriteRegister(fir_badr+5, 0x02); // set the write enable bit
// disable the write enable bit when we're done
registers.WriteRegister(fir badr+5, (byte)(setEvenBit ? 0x04 : 0x00));
```

#### Oversampling Filter (OSF) Bypass

The oversampling FIR filter can be bypassed using *bypass\_osf* in Register 37: Programmable FIR Configuration, sourcing data directly into the IIR filter. The audio input should be oversampled at 8 x fs rate when OSF is bypassed to have the same IIR filter bandwidth as PCM audio sampled at fs rate. For example, a signal with 44.1kHz sample rate can be oversampled externally to 8 x 44.1kHz = 352.8kHz and then applied to the serial decoder in either I<sup>2</sup>S, LJ, or RJ format. The maximum sample rate that can be applied is 1.536MHz (8 x 192kHz).

#### **IIR Filter**

Four filters with cutoffs at 47kHz, 50kHz, 60kHz, and 70kHz scaled by fs/44100 are selectable via *iir\_bw* in Register 7: Filter Bandwidth and System Mute. See ANALOG PERFORMANCE and IIR FILTER RESPONSE for more information.



#### **Time Domain Jitter Eliminator and DPLL**

By default, the DAC works in Jitter Eliminator mode allowing the audio interface timing to be asynchronous to MCLK. A DPLL constantly updates the FSR/MCLK ratio to calculate the true 32-bit timing of the incoming audio samples allowing the ESS patented Time Domain Jitter Eliminator to remove any distortion caused by jitter.

- The DPLL acquisition speed can be set by lock\_speed in Register 10: Master Mode and Sync Configuration.
- The PCM/SPDIF DPLL bandwidth can be set via dpll\_bw\_serial in Register 12: Jitter Eliminator / DPLL Bandwidth
- The DSD DPLL bandwidth can be set via dpll\_bw\_dsd in Register 12: Jitter Eliminator / DPLL Bandwidth

For best performance, the DPLL bandwidth should be set to the minimum setting that will keep the DPLL reliably in lock.

#### Sample Rate Calculation

The raw sample rate (FSR) can be calculated from Register 66-69: DPLL Number using the following formula:

$$FSR = \frac{(dpll\_num * MCLK)}{2^{32}}$$

#### Synchronous Mode (PCM mode only)

The DPLL can be bypassed if the incoming PCM audio is synchronous to MCLK with the relationship MCLK=128FSR. This can be enabled via 128fs\_mode in Register 10: Master Mode and Sync Configuration.

#### **DAC Full-Scale Gain Calibration**

DAC gain calibration enables uniform output level across multiple chips by compensating for chip-to-chip gain variations.

The DAC full-scale gain-calibration system works by comparing an internal resistor to an external precision resistor of known value. The two resistors are set up as a voltage divider that is connected between power and ground. The value of the internal resistor changes with semiconductor process variations so by measuring the divider's voltage output, using an ADC, the process variation from nominal can be measured and this is used to correct the DAC gain. As all the DAC channels are on the same monolithic chip, the channel-to-channel gain variation is very small and does not need to be trimmed.

The ADC input can be used to drive the auto-calibration circuit. The circuit uses the ADC value, as decimated by the internal programmable decimation filters, to scale the master\_trim value. Master\_trim can be programmed as normal but will be scaled by the ADC value when in automatic-calibration mode. In this mode, master\_trim can be set once by enabling automatic calibration, and the DAC output levels will be consistent across all DAC devices.

- Full-scale gain-calibration is enabled using calib\_en in Register 63: Auto Calibration.
- calib sel in Register 63: Auto Calibration selects which ADC to use
- calib latch in Register 63: Auto Calibration determines whether to use the new ADC correction value or ignore it.
- ADC values update at the ADC\_CLK rate which is also programmable in Register 46: ADC Configuration.

The ADC decimation filters may also be programmed to a lower bandwidth to help smooth out any voltage transients on the divider output.



#### **THD Compensation**

THD Compensation can be used to minimize distortion from external PCB components and layout through the generation of inverse second and third harmonic components matching the target system distortion profile.

THD compensation can be enabled via *thd\_enb* in <u>Register 13: Jitter Eliminator / DPLL Configuration & THD Bypass</u>. The coefficient for manipulating second harmonic distortion is stored in <u>Register 28-29: THD Compensation C2</u>. The coefficient for manipulating third harmonic distortion is stored in <u>Register 30-31: THD Compensation C3</u>.

All channels use the same compensation coefficients.

#### Full Channel Mapping, Mono Mode and Stereo Mode

Channel mapping allows output channels to be remapped to arbitrary input channels for optimized PCB routing

Clearing stereo\_mode in Register 15: GPIO Input Selection & Volume Configuration allows the data for each DAC to be sourced from any input channel using Registers 38-41: DAC Channel Mapping.

Mono mode can be implemented by channel mapping all output DAC sources to the same input channel

Setting stereo\_mode in Register 15: GPIO Input Selection & Volume Configuration will source DAC channels 1/3/5/7 and channels 2/4/6/8 from input channel 1 and 2.

In SPDIF mode, DAC channels 1/3/5/7 and channels 2/4/6/8 are sourced from SPDIF input left and right channels.

#### **Power Supplies**


To minimize THD+N, AVCC\_L and AVCC\_R must be powered by low-noise +3.3V supplies. Although AVCC\_L and AVCC\_R could be powered from a single low-noise supply, crosstalk would be compromised and so separate +3.3V supplies are highly recommended. The ES9311Q dual ultra-low noise regulator is designed to power AVCC\_L and AVCC\_R and minimize THD+N and crosstalk on all SABRE PRO DACs.



#### **Audio Interface Formats**

Several digital audio transport formats are supported to allow direct connection to common audio processors. Auto detection circuitry is enabled by default to detect the input format. The input mode can be explicitly set using Register 1: Input selection. The following diagrams outline the supported formats (using stereo 2-channel inputs as an example).

### PCM LJ, RJ and I2S Formats




The following number of BCLK edges are present per frame (left plus right):

16-bit mode: 32 BCLKs 24-bit mode: 48 BCLKs 32-bit mode: 64 BCLKs



#### DoP (DSD over PCM) Audio Format


The DoP format packs DSD data into PCM frames. The incoming data is identified as DoP if the DSD Markers 0x05 and 0xFA alternating each frame clock cycle are present as illustrated below.



Note: DoP requires 24-bit or 32-bit PCM mode and cannot be handled by 16-bit PCM mode.

- 24-bit mode: DoP data consists of 8-bit marker in the MSB followed by 16-bit DSD data
- 32-bit mode: DoP data consists of 8-bit marker in the MSB followed by 16-bit DSD data and 8-bit padding


#### **Native DSD Format**





### **Serial Control Interface**


The registers inside the chip are programmed via an I<sup>2</sup>C interface. The diagram below shows the timing for this interface.



#### Notes:

- 1. The CHIP ADDRESS is 0x92
- 2. The first byte after the CHIP ADDRESS ("ADDRESS") is the register address.
- 3. The second byte after the CHIP ADDRESS ("DATA") is the data to be programmed into the register
- 4. Multi-byte reads are NOT supported and will cause the I2C decoder to become unresponsive until a reset occurs.

### **I2C Timing Table**



Parameter	Symbol	MCLK	Standard-Mode		Fast-Mode		Unit
		Constraint	MIN	MAX	MIN	MAX	
SCL Clock Frequency	f <sub>SCL</sub>	< MCLK/20	0	100	0	400	kHz
START condition hold time	t <sub>HD,STA</sub>		4.0	-	0.6	-	μS
LOW period of SCL	t <sub>LOW</sub>	>10/MCLK	4.7	-	1.3	-	μS
HIGH period of SCL (>10/MCLK)	t <sub>HIGH</sub>	>10/MCLK	4.0	-	0.6	-	μS
START condition setup time (repeat)	<b>t</b> su,sta		4.7	-	0.6	-	μS
SDA hold time from SCL falling	t <sub>HD,DAT</sub>		0	-	0	-	μS
SDA setup time from SCL rising	t <sub>SU,DAT</sub>		250	-	100	1	ns
Rise time of SDA and SCL	t <sub>r</sub>		-	1000		300	ns
Fall time of SDA and SCL	t <sub>f</sub>		-	300		300	ns
STOP condition setup time	tsu,sto		4	-	0.6	-	μS
Bus free time between transmissions	t <sub>BUF</sub>		4.7	-	1.3	-	μS
Capacitive load for each bus line	Сь		-	400	-	400	pF



### **REGISTER SETTINGS**

Note: Multi-byte registers use little-endian byte ordering scheme with the least significant byte stored at the lowest register address and most significant byte stored at the highest register address.

## **Register 0: System Registers**

Bits	[7:4]	[3:2]	[1]	[0]
Mnemonic	osc_drv	clk_gear	reserved	soft_reset
Default	4'b0000	2'b00	1'b0	1'b0

Bit	Mnemonic	Description
[7:4]	osc_drv	Oscillator drive specifies the bias current to the oscillator pad.  • 4'b1111: shut down the oscillator  • 4'b1110: ¼ bias  • 4'b1100: ½ bias
		<ul><li>4'b1000: ¾ bias</li><li>4'b0000: full bias (default)</li></ul>
[3:2]	clk_gear	Configures a clock divider network that can reduce the power consumption of the chip by reducing the clock frequency supplied to both the digital core and analog stages.  • 2'b00: MCLK = XIN (default)  • 2'b01: MCLK = XIN / 2  • 2'b10: MCLK = XIN / 4  • 2'b11: MCLK = XIN / 8
[1]	reserved	
[0]	soft_reset	Software configurable hardware reset with the ability to reset the design to its initial power-on configuration.  • 1'b1: resets the SABRE DAC to its power-on defaults  • 1'b0: normal operation (default)  Note: This register will always read as "1'b0" as the power-on default for this register is "1'b0". A reset can be verified by checking the status of other modified registers.



## **Register 1: Input selection**

Bits	[7]	[6]	[5]	[4]	[3:2]	[1:0]
Mnemonic	user_bits	spdif_ig_data	spdif_ig_valid	reserved	auto_select	input_select
Default	1'b0	1'b0	1'b0	1'b0	2'b11	2'b00

Bit	Mnemonic	Description
[7]	user_bits	Both SPDIF channel status bits and SPDIF user bits are available for readback via the I2C interface. To reduce register count, the channel status bits and user bits occupy the same register space. Setting user_bits will present the SPDIF user bits on the read-only register interface instead of the default channel status bits.  • 1'b1: presents the SPDIF user bits on the read-only register interface • 1'b0: presents the SPDIF channel status bits on the read-only register interface (default)
[6]	spdif_ig_data	Configures the SPDIF decoder to ignore the 'data' flag in the channel status bits.  1'b1: ignore the data flag in the channel status bits and continue to process the decoded SPDIF data  1'b0: mute the SPDIF data when the data flag is set (default)  Note: Enabling the SPDIF output when data is present could cause undesirable noise if the SPDIF data is compressed audio or a non-standard format.
[5]	spdif_ig_valid	Configures the SPDIF decoder to ignore the 'valid' flag in the SPDIF stream.  1'b1: ignore the valid flag and continue to process the decoded SPDIF data  1'b0: mute the SPDIF data when the valid flag is invalid (default)
[4]	reserved	-
[3:2]	auto_select	Allows the SABRE DAC to automatically select between either serial, SPDIF or DSD input formats.  • 2'b11: automatically select between DSD, SPDIF or serial data (default)  • 2'b10: automatically select between SPDIF or serial data  • 2'b01: automatically select between DSD or serial data  • 2'b00: disable automatic input decoder and instead use the information provided by register 1[1:0]
[1:0]	input_select	Configures the SABRE DAC to use a particular input decoder if auto_select is disabled.  • 2'b11: DSD  • 2'b10: reserved  • 2'b01: SPDIF  • 2'b00: serial (default)  Note: Register 1[3:2] must be set to 2'b00 for input_select to function.



## Register 2: Serial Data Configuration and Automute Enable

Bits	[7:6]	[5:4]	[3:2]	[1:0]
Mnemonic	automute_config	serial_bits	serial_length	serial_mode
Default	2'b00	2'b11	2'b11	2'b00

Bit	Mnemonic	Description
[7:6]	automute config	Configures the automute state machine, which allows the SABRE DAC to perform different power saving and sound optimizations.  • 2'b11: perform a mute and then ramp all channels to ground when an automute condition is asserted  • 2'b10: ramp all channels to ground when an automute condition is asserted  • 2'b01: perform a mute when an automute condition is asserted  • 2'b00: normal operation (default)  Note: Ramping DAC outputs to ground can reduce the power consumption of the SABRE DAC in some situations.  Note: This process can be sped up by using the automute_time, volume_rate and soft_start_time registers.
[5:4]	serial_bits	Selects how many bits consist of a data word in the serial data stream.  • 2'b11: 32-bit data words (default)  • 2'b10: 32-bit data words  • 2'b01: 24-bit data words  • 2'b00: 16-bit data words
[3:2]	serial_length	Selects how many DATA_CLK pulses exist per data word.  • 2'b11: 32-bit data words (default)  • 2'b10: 32-bit data words  • 2'b01: 24-bit data words  • 2'b00: 16-bit data words
[1:0]	serial_mode	Configures the type of serial data.  • 2'b11 or 2'b10: right-justified mode  • 2'b01: left-justified mode  • 2'b00: I2S mode (default)



## **Register 3: Reserved**

Bits	[7:0]
Mnemonic	reserved
Default	8'b00000000

## **Register 4: Automute Time**

Bits	[7:0]
Mnemonic	automute_time
Default	8'd0

Bit	Mnemonic	Description
[7:0]	automute_time	Configures the amount of time the audio data must remain below the automute_level before an automute condition is flagged. Defaults to 0 which disables automute.
		Time in seconds = $\frac{2096896}{\text{automute\_time} * FSR}$

## **Register 5: Automute Level**

Bits	[7]	[6:0]
Mnemonic	reserved	automute_level
Default	1'b0	7'd104

Bit	Mnemonic	Description
[7]	reserved	
[6:0]	automute_level	Configures the threshold which the audio must be below before an automute condition is flagged. The level is measured in decibels (dB) and defaults to -104dB.  Note: This register works in tandem with automute_time to create the automute condition.



# Register 6: De-emphasis Filter & Volume Ramp Rate

Bits	[7]	[6]	[5:4]	[3]	[2:0]	
Mnemonic	auto_deemph	deemph_bypass	deemph_sel	reserved	volume_rate	
Default	1'b0	1'b1	2'b00	1'b1	2'b010	

Bit	Mnemonic	Description		
[7]	auto_deemph	Automatically engages the de-emphasis filters when SPDIF data is provides and the SPDIF channel status bits contains valid de-emphasis settings.  1'b1: enables automatic de-emphasis  1'b0: disables automatic de-emphasis (default)		
[6]	deemph_bypass	Enables or disables the built-in de-emphasis filters.  • 1'b1 disables de-emphasis filters (default)  • 1'b0 enables de-emphasis filters		
[5:4]	deemph_sel	Selects which de-emphasis filter is used.  • 2'b11: reserved  • 2'b10: 48kHz  • 2'b01: 44.1kHz  • 2'b00: 32kHz (default)		
[3]	reserved	Must be set to 1'b1 (default) for normal operation		
[2:0]	volume_rate	Selects a volume ramp rate to use when transitioning between different volume levels. The volume ramp rate is measured in decibels per second (dB/s). Volume rate is in the range 0-7. $ rate = \frac{2^{vol\_rate} * FSR}{512}  dB/s $		



## Register 7: Filter Bandwidth and System Mute

Bits	[7:5]	[4:3]	[2:1]	[0]
Mnemonic	filter_shape	reserved	iir_bw	mute
Default	3'b010	2'b00	2'b00	1'b0

Bit	Mnemonic	Description			
[7:5]	filter_shape	Selects the type of filter to use during the 8x FIR interpolation phase.  3'b111: brickwall filter 3'b110: hybrid, fast roll-off, minimum phase filter 3'b100: apodizing, fast roll-off, linear phase filter 3'b101: reserved 3'b011: slow roll-off, minimum phase filter 3'b010: fast roll-off, minimum phase filter 3'b001: slow roll-off, linear phase filter 3'b000: fast roll-off, linear phase filter The FIR filter is only applied to PCM data, DSD bypasses this phase.			
[4:3]	reserved				
[2:1]	iir_bw	Selects the type of filter to use during the 8x IIR interpolation phase.  • 2'b11: 1.5873fs (70k @ 44.1kHz)  • 2'b10: 1.3605fs (60k @ 44.1kHz)  • 2'b01: 1.1338fs (50k @ 44.1kHz)  • 2'b00: 1.0757fs (47.44k @ 44.1kHz) (default)  Note: 47.44k filter should only be used for PCM data. Recommended settings for DSD data are 50k, 60k or 70k.			
[0]	mute	Mutes all 8 channels of the SABRE DAC.  1'b1: mute all eight channels 1'b0: normal operation (default)			



## **Register 8: GPIO1 Configuration**

Bits	[7:4]	[3:0]	
Mnemonic	reserved	gpio1_cfg	
Default	4'd8	4'd8	

## Register 9: Reserved

Bits	[7:4]	[3:0]	
Mnemonic	reserved	reserved	
Default 4'd8		4'd8	

#### **GPIO Table**

The GPIO can each be configured in one of several ways.

The table below is for programming each independent GPIO configuration value.

gpioX_cfg	Name	I/O Direction	Details
4'd 0	Automute Status	Output	Output is high when an automute has been triggered. This signal is analogous to the automute_status register (register 64).
4'd 1	Lock Status	Output	Output is high when lock is triggered. This signal is analogous to the lock_status register (register 64).
4'd 2	Volume Min	Output	Output is high when all digital volume controls have been ramped to minus full scale. This can occur, for example, if automute is enabled and set to mute the volume.
4'd 3	CLK	Output	Output is a buffered MCLK signal which can be used to synchronize other devices.
4'd 4	Automute/Lock Interrupt	Output	Output is high when the contents of register 64 have been modified (meaning that the lock_status or automute_status register have been changed). Reading register 64 will clear this interrupt.
4'd 5	ADC_CLK	Output	Output is a buffered ADC clock signal. The ADC clock signal is defined by the adc_clk_sel register.
4'd6	Reserved		
4'd 7	Output 1'b0	Output	Output is forced low
4'd 8	Standard Input	Input	Places the GPIO into a high impedance state, allowing the customer to provide a digital signal and then read that signal back via the I2C register 65.
4'd 9	Input Select	Input	Places the GPIO into a high impedance state and allows the customer to toggle the input selection between two modes using the GPIO. See register 15 for more information.
4'd 10	Mute All	Input	Places the GPIO into a high impedance state and allows the customer to force a mute condition by applying a logic high signal to the GPIO. When a logic low signal is applied the DAC will exhibit normal operation.
4'd11	Reserved		
4'd12	Reserved		
4'd 13	ADC Input	Input	GPIO1 becomes ADC2 input



4'd 14	Soft Start Complete	Output	Output is high when the DAC output is ramped to ground. The DAC can be ramped to ground via an automute condition when appropriately programmed, or via register 14.
4'd 15	Output 1'b1	Output	Output is forced high



# Register 10: Master Mode and Sync Configuration

Bits	[7]	[6:5]	[4]	[3:0]
Mnemonic	master_mode	master_div	128fs_mode	lock_speed
Default	1'b0	2'b00	1'b0	4'd0

master_mode	Enables master mode which causes the SABRE DAC to derive the DATA_CLK and DATA1 signals when in I2S mode. Can also be enabled when in DSD mode to enable DATA_CLK only.  • 1'b1: enables master mode  • 1'b0: disables master mode (default)  Sets the frame clock (DATA1) and DATA_CLK frequencies when in
master_div	<ul> <li>master mode. This register is used when in normal synchronous operation.</li> <li>2'b00: DATA_CLK frequency = MCLK/2 (default)</li> <li>2'b01: DATA_CLK frequency = MCLK/4</li> <li>2'b10: DATA_CLK frequency = MCLK/8</li> <li>2'b11: DATA_CLK frequency = MCLK/16</li> </ul>
128fs_mode	Enables operation of the DAC while in synchronous mode with a  128*FSR MCLK in PCM normal or OSF bypass mode only.  1'b1: enables MCLK = 128*FSR mode  1'b0: disables MCLK = 128*FSR mode (default)
lock_speed	Sets the number of audio samples required before the DPLL and jitter eliminator lock to the incoming signal. More audio samples give a better initial estimate of the MCLK/FSR ratio at the expense of a longer locking interval.  • 4'd0: 16384 FSL edges (default) • 4'd1: 8192 FSL edges • 4'd2: 5461 FSL edges • 4'd3: 4096 FSL edges • 4'd4: 3276 FSL edges • 4'd5: 2730 FSL edges • 4'd6: 2340 FSL edges • 4'd7: 2048 FSL edges • 4'd7: 2048 FSL edges • 4'd9: 1638 FSL edges • 4'd10: 1489 FSL edges • 4'd11: 1365 FSL edges • 4'd12: 1260 FSL edges • 4'd13: 1170 FSL edges • 4'd14: 1092 FSL edges • 4'd15: 1024 FSL edges
	128fs_mode



# Register 11: SPDIF Mux and GPIO Inversion

Bits	[7:4]	[3:0]	
Mnemonic	spdif_sel	invert_gpio	
Default	4'd0	4'b0000	

Bit	Mnemonic	Description
[7:4]	spdif_sel	Selects which input to use when decoding SPDIF data. Note: If using a GPIO the GPIO configuration must be set to an input.  4'd0: DATA_CLK (default)  4'd1: DATA1  4'd2: DATA2  4'd3: DATA3  4'd4: DATA4  4'd5: DATA5  4'd6: DATA6  4'd7: DATA7  4'd8: DATA8  4'd9: GPIO1  4'd10-4'd15: Reserved
[3:0]	invert_gpio	Inverts each of the GPIO outputs when set. For example, to invert GPIO1 set invert_gpio[0] to 1'b1. GPIOs are non-inverted by default.



## Register 12: Jitter Eliminator / DPLL Bandwidth

Bits	[7:4]	[3:0]	
Mnemonic	dpll_bw_serial dpll_bw_dsd		
Default 4'd5		4'd10	

Bit	Mnemonic	Description		
[7:4]	dpll_bw_serial	Sets the bandwidth of the DPLL when operating in I2S/SPDIF mode.  • 4'd0: DPLL Off  • 4'd1: Lowest Bandwidth  • 4'd2:  • 4'd3:  • 4'd4:  • 4'd5: (default)  • 4'd6:  • 4'd7:  • 4'd8:  • 4'd9:  • 4'd10:  • 4'd11:  • 4'd12:  • 4'd13:  • 4'd14:  • 4'd15: Highest Bandwidth		
[3:0]	dpll_bw_dsd	Sets the bandwidth of the DPLL when operating in DSD mode.  4'd0: DPLL Off  4'd1: Lowest Bandwidth  4'd2:  4'd3:  4'd4:  4'd5:  4'd6:  4'd6:  4'd7:  4'd8:  4'd9:  4'd10: (default)  4'd11:  4'd12:  4'd13:  4'd14:  4'd15: Highest Bandwidth		



## Register 13: Jitter Eliminator / DPLL Configuration & THD Bypass

Bits	[7]	[6]	[5]	[4:0]
Mnemonic	ns_dither_enb	thd_enb	jitterelim_en	reserved
Default	1'b0	1'b0	1'b1	4'd0

Bit	Mnemonic	Description	
[7]	ns_dither_enb	Selects whether to enable dither in the noise shaped modulators. Dither is enabled by default and helps with maintaining the best possible performance of the modulators.	
		1'b0: enable dither (default)	
		1'b1: disable dither	
[6]	thd_enb	Selects whether to disable the THD compensation logic. THD compensation is enabled by default and can be configured to correct for second and third harmonic distortion.  • 1'b0: enable THD compensation (default)  • 1'b1: disable THD compensation	
[5]	jitterelim_en	Enables the jitter eliminator and DPLL circuitry.  1'b0: disable jitter eliminator  1'b1: enable jitter eliminator (default)	
[4:0]	reserved		



# **Register 14: Soft-Start Configuration**

Bits	[7]	[6]	[5]	[4:0]
Mnemonic	soft_start	soft_stop_on_unlock	reserved	soft_start_time
Default	1'b1	1'b0	1'b0	5'd10

Bit	Mnemonic	Description
[7]	soft_start	The Sabre DAC initializes both DAC and DACB to GND, and then ramps up the signal to AVCC/2. DAC and DACB remain in phase until the ramp is complete. Soft_start controls the ramp operation and defaults to 1'b1 (ramp to AVCC/2)  1'b0: ramps the output stream to ground  1'b1: normal operation (default) will ramp the output stream to AVCC/2
[6]	soft_stop_on _unlock	Automatically ramps the output low when lock is lost  1'b0: do not force the output low on loss of lock (default)  1'b1: force output to ground on loss of lock
[5]	reserved	
[4:0]	Soft_start _time	Sets the amount of time it takes to perform a soft-start ramp. This time affects ramp to ground & ramp to AVCC/2. The value is valid from 0 to 20 (inclusive). $time (s) = 4096 * \frac{2^{(soft\_start\_time+1)}}{MCLK (Hz)}$



## **Register 15: GPIO Input Selection & Volume Configuration**

Bits	[7:6]	[5:4]	[3]	[2]	[1]	[0]
Mnemonic	gpio_sel2	gpio_sel1	reserved	stereo_mode	ch1_vol	latch_vol
Default	2'b00	2'b00	1'b1	1'b0	1'b0	1'b1

Bit	Mnemonic	Description	
[7:6]	gpio_sel2	Selects which input type will be selected when GPIOX = 1'b1  • 2'd0: serial data (I2S/LJ/RJ) (default)  • 2'd1: SPDIF data  • 2'd2: reserved  • 2'd3: DSD data	
[5:4]	gpio_sel1	Selects which input type will be selected when GPIOX = 1'b0  • 2'd0: serial data (I2S/LJ/RJ) (default)  • 2'd1: SPDIF data  • 2'd2: reserved  • 2'd3: DSD data	
[3]	reserved		
[2]	stereo_mode	<ul> <li>Maps channel 1 and channel 2 data across all 8 channels of the DAC.</li> <li>1'b0: normal 8 channel operation (default)</li> <li>1'b1: stereo mode operation where channel 1 is mapped to DACs 1, 3, 5 &amp; 7, and channel 2 is mapped to DACs 2, 4, 6 &amp; 8</li> </ul>	
[1]	ch1_vol	Force all eight channels to use the volume coefficients from channel 1.  1'b0: each channel has independent volume control (default)  1'b1: all eight DAC channels use the channel 1 volume coefficient	
[0]	latch_vol	Latches the data stores in registers 16-23 for use in calculating a new volume coefficient. Setting this bit to 0 will allows a customer to program all 8 channels individually and then update them all at once by setting this bit back to 1.  • 1'b0: disables latching of the volume control registers  • 1'b1: enables the volume control registers (default)	



## Register 16-23: Volume Control

Bits	[7:0]
Register 16	volume1
Register 17	volume2
Register 18	volume3
Register 19	volume4
Register 20	volume5
Register 21	volume6
Register 22	volume7
Register 23	volume8
Default	8'd0

Bit	Mnemonic	Description
[7:0]	volume1	Default of 8'd0 -0dB to -127.5dB with 0.5dB steps
[7:0]	volume2	Default of 8'd0 -0dB to -127.5dB with 0.5dB steps
[7:0]	volume3	Default of 8'd0 -0dB to -127.5dB with 0.5dB steps
[7:0]	volume4	Default of 8'd0 -0dB to -127.5dB with 0.5dB steps
[7:0]	volume5	Default of 8'd0 -0dB to -127.5dB with 0.5dB steps
[7:0]	volume6	Default of 8'd0 -0dB to -127.5dB with 0.5dB steps
[7:0]	volume7	Default of 8'd0 -0dB to -127.5dB with 0.5dB steps
[7:0]	volume8	Default of 8'd0 -0dB to -127.5dB with 0.5dB steps

## Register 24-27: Master Trim

Bits	[31:0]
Mnemonic	master_trim
Default	32'h7fffffff

Bit	Mnemonic	Description
[31:0]	master trim	A 32-bit signed value that sets the 0dB level for all volume controls.
[31.0]	master_trim	Defaults to full-scale (32'h7FFFFFFF).



# Register 28-29: THD Compensation C2

Bits	[15:0]
Mnemonic	thd_comp_c2
Default	16'd0

Bit	Mnemonic	Description	
[15:0]	thd_comp_c2	A 16-bit signed coefficient for correcting for the second harmonic distortion. Defaults to 16'd0.	

### Register 30-31: THD Compensation C3

Bits	[15:0]
Mnemonic	thd_comp_c3
Default	16'd0

Bit	Mnemonic	Description
[15:0]		A 16-bit signed coefficient for correcting for the third harmonic distortion. Defaults to 16'd0.

## Register 32: Programmable FIR RAM Address

Bits	[7:0]	
Mnemonic	prog_coeff_addr	
Default	8'd0	

Bit	Mnemonic	Description	
		Selects which stage of the filter to write.	
[7]	coeff_stage	<ul> <li>1'b0: selects stage 1 of the oversampling filter (default)</li> </ul>	
	_	1'b1: selects stage 2 of the oversampling filter	
[6:0]	coeff addr	Selects the coefficient address when writing custom coefficients for the	
[0.0]	coen_addi	oversampling filter.	

### Register 33-36: Programmable FIR RAM Data

Bits	[31:0]	
Mnemonic	prog_coeff_data	
Default	32'd0	

Bit	Mnemonic	Description
[31:0]	coeff_data	A 32-bit signed filter coefficient that will be written to the address defined in prog_coeff_addr.



## **Register 37: Programmable FIR Configuration**

Bits	[7]	[6:5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	bypass_osf	reserved	filter_length	prog_ext	stage2_even	prog_we	prog_en
Default	1'b0	2'b00	1'b0	1'b0	1'b0	1'b0	1'b0

Bit	Mnemonic	Description			
[7]	bypass_osf	Allows the use of an external 8x upsampling filter, bypassing the internal interpolating FIR filter.  1'b0: uses the built-in oversampling filter (default)  1'b1: uses an external upsampling filter, which requires data oversampled by 8x externally			
[6:5]	reserved				
[4]	filter_length	<ul> <li>Selects the filter length to be used in the first stage oversampling step.</li> <li>1'b0: uses the standard 128-tap first stage filter when in fast roll-off mode (default)</li> <li>1'b1: uses an extended 256-tap first stage filter at the expense of disabling oversampling on channels 3-8. This mode should only be used when in stereo operation and with channel mapping set appropriately</li> </ul>			
[3]	prog_ext	<ul> <li>Enables programming the extended 256-tap coefficients.</li> <li>1'b0: prog_coeff_addr maps to coefficients 0-127 (default)</li> <li>1'b1: prog_coeff_addr maps to coefficients 128-255</li> </ul>			
[2]	stage2_eve	Selects the symmetry of the stage 2 oversampling filter.  1'b0: Uses a sine symmetric filter (27 coefficients) (default)  1'b1: Uses a cosine symmetric filter (28 coefficients)			
[1]	prog_we	<ul> <li>Enables writing to the programmable coefficient RAM.</li> <li>1'b0: Disables write signal to the coefficient RAM (default)</li> <li>1'b1: Enables write signal to the coefficient RAM</li> </ul>			
[0]	prog_en	<ul> <li>Enables the custom oversampling filter coefficients.</li> <li>1'b0: Uses a built-in filter selected by filter_shape (default)</li> <li>1'b1: Uses the coefficients programmed via prog_coeff_data</li> </ul>			



### **Registers 38-41: DAC Channel Mapping**

The DAC channel mapping registers are used to map the internal data path to the analog section. Any one of the 8 decoded input channels can be mapped to any of the 8 output DAC channels. By default, in1 will map to DAC1, etc. Each DAC has a 4-bit register that assigns the input channel.

- 4'd0: input 1 is used
- 4'd1: input 2 is used
- 4'd2: input 3 is used
- 4'd3: input 4 is used
- 4'd4: input 5 is used
- 4'd5: input 6 is used
- 4'd6: input 7 is used
- 4'd7: input 8 is used

### Register 38: DAC 1-2 Mapping

Bits	[7:4]	[3:0]
Mnemonic	ch2_map	ch1_map
Default	4'd1	4'd0

#### Register 39: DAC 3-4 Mapping

Bits	[7:4]	[3:0]
Mnemonic	ch4_map	ch3_map
Default	4'd3	4'd2

### Register 40: DAC 5-6 Mapping

Bits	[7:4]	[3:0]
Mnemonic	ch6_map	ch5_map
Default	4'd5	4'd4

### Register 41: DAC 7-8 Mapping

Bits	[7:4]	[3:0]
Mnemonic	ch8_map	ch7_map
Default	4'd7	4'd6



# Register 42-45: Programmable NCO

Bits	[31:0]	
Mnemonic	nco_num	
Default	32'd0	

Bit	Mnemonic	Description		
[31:0]	nco_num	An unsigned 32-bit quantity that provides the ratio between MCLK and DATA_CLK. This value can be used to generate arbitrary DATA_CLK frequencies in master mode. A value of 0 disables this operating mode.   Note: Master mode must still be enabled for the Sabre to drive the DATA_CLK and DATA1 pins. You must also select either serial mode or DSD mode in the <i>input_select</i> register to determine whether DATA_CLK should be driven alone (DSD mode) or both DATA_CLK and DATA1 should be driven (serial mode).  • 32'd0: disables NCO mode (default) • 32'dX: enables NCO mode  Note: NCO is determined by the following equation $FSR = \frac{(nco_num * MCLK)}{2^{32}}$		



# **Register 46: ADC Configuration**

Bits	[7:6]	[5:4]	[3:2]	[1:0]
Mnemonic	adc_first_orderb	adc_clk_sel	adc_dither_enb	adc_pdb
Default	2'b00	2'b00	2'b00	2'b00

Bit	Mnemonic	Description
[7:6]	adc_first_orderb	Selects whether the ADC uses a first-order modulator or a second-order modulator in the analog section.  [7] affects ADC2 while [6] is reserved.  • 1'b0: uses a first order modulator providing the best performance (default)  • 1'b1: uses a second order modulator
[5:4]	adc_clk_sel	Sets the clock dividing ratio for the ADC analog section. This setting also affects the decimation filter stages.  • 2'd0: ADC_CLK = MCLK  • 2'd1: ADC_CLK = MCLK/2  • 2'd2: ADC_CLK = MCLK/4  • 2'd3: ADC_CLK = MCLK/8
[3:2]	adc_dither_enb	Allows the ADC dither to be disabled on a per ADC basis.  [3] affects ADC2 while [2] is reserved.  • 1'b0: uses TPDF shaped dither providing the best performance (default)  • 1'b1: disabled dither
[1:0]	adc_pdb	Shuts down each ADC independently. [1] affects ADC2 while [0] is reserved.  Note: GPIO must be configured as ADC mode for the ADC to function correctly.  1'b0: shuts down the ADC (default) 1'b1: enables the ADC analog stage



### **Registers 47-52: ADC Filter Configuration**

The SABRE DAC contains two decimation filters for filtering the ADC data. The filters are configurable via the ADC filter configuration registers. They are set as a low-pass filter by default. The low-pass filter is derived from commercial software.

### Register 47-48: ADC Filter Configuration (ftr\_scale)

Bits	[15:0]
Mnemonic	adc_ftr_scale
Default	16'd992

### Register 49-50: ADC Filter Configuration (fbq\_scale)

Bits	[15:0]
Mnemonic	adc_fbq_scale1
Default	16'd1024

### Register 51-52: ADC Filter Configuration (fbq\_scale)

Bits	[15:0]
Mnemonic	adc_fbq_scale2
Default	16'd1024

#### Register 53: Reserved

Bits	[7:0]
Mnemonic	reserved
Default	8'b00000000

### Register 54: Reserved

Bits	[7]	[6:0]
Mnemonic	DoP Bypass	reserved
Default	1'b1	7'b1110000

Bit	Mnemonic	Description
[7]	DoP Bypass	<ul> <li>Selects whether the DAC will be able decode DoP audio data.</li> <li>1'b0: enables the DoP transcoder</li> <li>1'b1: disables the DoP transcoder (default)</li> </ul>
[6:0]	Reserved	

## Register 55-56: Reserved

Bits	[15:0]
Mnemonic	reserved
Default	16'd0



### Register 57-61: Reserved

Bits	[39:36]	[35:0]
Mnemonic	reserved	reserved
Default	4'd4	36'd0

### Register 62: +18dB Channel Gain

Bits	[7:0]
Mnemonic	18db_channel_gain
Default	8'b00000000

Bit	Mnemonic	Description
[7]	data8_gain	<ul> <li>1'b0: No gain applied (default) to data channel 8</li> <li>1'b1: +18dB gain applied after volume control</li> </ul>
[6]	data7_gain	<ul> <li>1'b0: No gain applied (default) to data channel 7</li> <li>1'b1: +18dB gain applied after volume control</li> </ul>
[5]	data6_gain	<ul> <li>1'b0: No gain applied (default) to data channel 6</li> <li>1'b1: +18dB gain applied after volume control</li> </ul>
[4]	data5_gain	<ul> <li>1'b0: No gain applied (default) to data channel 5</li> <li>1'b1: +18dB gain applied after volume control</li> </ul>
[3]	data4_gain	<ul> <li>1'b0: No gain applied (default) to data channel 4</li> <li>1'b1: +18dB gain applied after volume control</li> </ul>
[2]	data3_gain	<ul> <li>1'b0: No gain applied (default) to data channel 3</li> <li>1'b1: +18dB gain applied after volume control</li> </ul>
[1]	data2_gain	<ul> <li>1'b0: No gain applied (default) to data channel 2</li> <li>1'b1: +18dB gain applied after volume control</li> </ul>
[0]	data1_gain	<ul> <li>1'b0: No gain applied (default) to data channel 1</li> <li>1'b1: +18dB gain applied after volume control</li> </ul>

Note: The +18dB gain only works in PCM mode and is applied prior to the channel mapping.



#### Register 63: Auto Calibration and Modulator Configuration

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1:0]
Mnemonic	calib_en	calib_sel	calib_latch	reserved	reserved	reserved	reserved
Default	1'b0	1'b0	1'b0	1'b0	1'b0	1'b1	2'b10

Bit	Mnemonic	Description
		Enables master trim calibration via the ADC input.
[7]	calib_en	1'b0: Disables master trim auto calibration (default)
		1'b1: Enables master trim auto calibration
		Selects which ADC input is used for the master trim calibration.
[6]	calib_sel	1'b0: reserved
		1'b1: Uses ADC2 (GPIO1)
[5]	calib_latch	Continues updating the calibration routine while set to 1'b1.
[4]	reserved	
[3]	reserved	
[0]	rocerved	
[2]	reserved	
[1:0]	reserved	

Bits 3:2 of this register need to be written as 2'b10 to ensure the noise shaping modulator is stable under all conditions. If these bits are not set the noise shaped modulator can be unstable. Although the ES9026PRO will continue to function normally the noise floor will be degraded.

37



### Register 64 (Read-Only): Chip ID and Status

Bits [7:2]		[1]	[0]		
Mnemonic	chip_id	automute_status	lock_status		
Default	6'b101100	1'b0	1'b0		

Bit	Mnemonic	Description
[7:2]	chip_id	Determines the chip identification  • 6'b101100: ES9026PRO
[1]	automute_status	Indicator for when automute has become active.  1'b0: Automute condition is inactive  1'b1: Automute condition has been flagged and is active
[0]	lock_status	Indicator for when the DPLL is locked (when in slave mode) or 1'b1 when the Sabre is the master  1'b0: DPLL is not locked to the incoming audio sample rate (which could mean that no audio input is present, the lock has not completed, or the Sabre is unable to lock due to clock jitter or drift)  1'b1: DPLL is locked to the incoming audio sample rate, or the Sabre is in master mode, 128fs_mode or NCO mode mode

### Register 65 (Read-Only): GPIO Readback

Bits	[7:1]	[0]
Mnemonic	reserved	gpio1
Default	7'b0000000	1'b0

Bit	Mnemonic	Description
[7:1]	reserved	
[0]	gpio1	Contains the state of the GPIO1 pin.



### Register 66-69 (Read-Only): DPLL Number

Bits	[31:0]
Mnemonic	dpll_num
Default	32'd0

Bit	Mnemonic	Description
[31:0]	dpll_num	Contains the ratio between the MCLK and the audio clock rate once the DPLL has acquired lock. This value is latched on reading the LSB, so register 66 must be read first to acquire the latest DPLL value. The value is latched on LSB because the DPLL number can be changing as the I2C transactions are performed.
		$FSR = \frac{(dpll\_num * MCLK)}{2^{32}}$

### Register 70-93: (Read-Only): SPDIF Channel Status/User Status

Bits	[191:0]
Mnemonic	spdif_status
Default	192'd0

Bit	Mnemonic	Description
[191:0]	spdif_status	Contains either the SPDIF channel status (table shown below) or the SPDIF user bits. This selection can be made via register 1 (user_bits).



SPDIF CHANNEL STATUS - Consumer configuration									
Address Offset	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0	Reserved	Reserved	0:2Channel 1:4Channel	Reserved	0:No-Preemph 1:Preemph	0:CopyRight 1:Non-CopyRight	0:Audio 1:Data	0:Consumer 1:Professional	
1	0x05:Music 0x06:Prese 0x08:Solid	eral -Optical Converter etic I Broadcast eal Instrument ent A/D Conve State Memor e A/D Conve	erter y						
2	Ox40.Experience Not Ox0: A (Left Ox2: B (Rig Ox3: C Ox4: D Ox5: E Ox6: F Ox7: G Ox8: H Ox9: I OxA: J OxB: K OxC: L OxD: M OXE: N OxF: O	umber Care t)			Source Number 0x0:Don't Care 0x1: 1 0x2: 2 0x3: 3 0x4: 4 0x5: 5 0x6: 6 0x7: G 0x8: 8 0x9: 9 0xA: 10 0xB: 11 0xC: 12 0xD: 13 0xE: 14 0xF: 15				
3	Reserved	Reserved	Clock Accuracy 0x0:Level 2 ±100 0x1:Level 1 ±50p 0x2:Level 3 varia	pm	Sample Frequer 0x0: 44.1k 0x2: 48k 0x3: 32k 0x4: 22.05k 0x6: 24k 0x8: 88.2k 0xA: 96k 0xC: 176.4k 0xE: 192k	ncy			
5-23	Reserved	Reserved	Reserved	Reserved	Word Length:	te=0  If Word Field Sied  000=Not indicated  100 = 19bits  010 = 18bits  110 = 17bits  001 = 16bits  101 = 20bits		Word Field Siz 0:Max 20bits 1:Max 24bits	



	SPDIF (	CHA	NNEL STATU	JS – Pı	ofess	ional conf	iguration		
Address Offset	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0	sampling frequency: 00: not indicated (or see byte 4) 10: 48 kHz 01: 44.1 kHz 11: 32 kHz		lock: 0: locked 1: unlocked	emphasis: 000: Emphasis not indicated 001: No emphasis 011: CD-type emphasis 111: J-17 emphasis		asis	0:Audio 1:Non-audio	0:Consumer 1:Professional	
1	User bit management: 0000: no indication 1000: 192-bit block as channel status 0100: As defined in AES18 1100: user-defined 0010: As in IEC60958-3 (consumer)					Channel mode: 0000: not indicated (default to 2 ch) 1000: 2 channel 0100: 1 channel (monophonic) 1100: primary / secondary 0010: stereo 1010: reserved for user applications 0110: reserved for user applications 1110: SCDSR (see byte 3 for ID) 0001: SCDSR (stereo left) 1001: SCDSR (stereo right) 1111: Multichannel (see byte 3 for ID)			
2	alignment level: 00: not indicated 10: –20dB FS 01: –18.06dB FS	Source Word Lengt If max = 20bits 000=Not indicated 100 = 23bits 010 = 22bits 110 = 21bits 001 = 20bits 101 = 24bits	th: Use of aux sar  If max = 24bits   000: not define  000=Not indicated   100: used for r			ed, audio max 20 bits main audio, max 24 bits coord, audio max 20 bits			
3	Channel identification: if bit 7 = 0 then channel n if bit 7 = 1 then bits 4–6 d		s 1 plus the numeric v	alue of bits	0-6 (bit re		onel number within	that mode	
4	fs scaling: 0: no scaling 1: apply factor of 1 / 1.001 to value	Samp 0000 0001 0010 1001 1010 1011 0011	ole frequency (fs):  not indicated  24kHz 96kHz 22.05kHz 88.2kHz 176.4kHz 192kHz			Reserved		udio reference signal): e 2 (±10ppm)	
5	Reserved		. Goor domined			I.	-L		
6-9	alphanumerical channel c	rigin: fo	ur-character label usi	ng 7-bit AS	CII with no	parity. Bits 55, 6	63, 71, 79 = 0.		
10-13	alphanumerical channel of	lestination	on: four-character lab	el using 7-l	oit ASCII w	ith no parity. Bits	87, 95, 103, 111	= 0.	
14-17	local sample address cod	e: 32-bi	t binary number repre	senting the	sample co	ount of the first s	ample of the chan	nel status block.	
18-21	time of day code: 32-bit b	inary nu	mber representing tir	ne of sourc	e encoding	in samples sinc	e midnight		
22	reliability flags 0: data in byte range is re 1: data in byte range is ur	liable reliable							
23	CRCC 00000000: not implement X: error check code for bi		3						



#### Register 94-99 (Read-Only): Reserved

#### Register 100 (Read-Only): Input Selection

Bits	[7:4]	[3]	[2]	[1]	[0]
Mnemonic	reserved	DoP_valid	spdif_select	i2s_select	dsd_select
Default	4'b0000	1'b0	1'b0	1'b0	1'b0

Bit	Mnemonic	Description
[7:4]	reserved	
[3]	DoP_valid	<ul> <li>Contains the status of the DoP decoder.</li> <li>1'b0: The DoP decoder has not detected a valid DoP signal.</li> <li>1'b1: The DoP decoder has detected a valid DoP signal on the I2S or SPDIF inputs.</li> </ul>
[2]	spdif_select	<ul> <li>Contains the status of the SPDIF decoder.</li> <li>1'b0: The SPDIF decoder has been unable to decode a valid SPDIF frame.</li> <li>1'b1: The SPDIF decoder has decoded a sequence of valid SPDIF frames.</li> </ul>
[1]	i2s_select	<ul> <li>Contains the status of the I2S decoder.</li> <li>1'b0: The I2S decoder has not found a valid frame clock or bit clock.</li> <li>1'b1: The I2S decoder has detected a valid frame clock and bit clock arrangement.</li> </ul>
[0]	dsd_select	<ul> <li>Contains the status of the DSD decoder.</li> <li>1'b0: The DSD decoder is not being used.</li> <li>1'b1: The DSD decoder is being used as a fallback option if I2S and SPDIF have both failed to decode their respective input signals.</li> </ul>

#### Register 101-112: Reserved

### Register 113-115: ADC2 GPIO1 (READ ONLY)


Bits	[23:0]
Mnemonic	adc_fbq_scale2
Default	24'd0



### **APPLICATION DIAGRAMS**

## **ES9026PRO 8-Channel Output, Current-Mode Operation**

SABRE DAC in 8-Channel differential in current-mode (DNR: 124dB, THD: -110dB)





#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING	
Positive Supply Voltage (VCCA, AVDD, AVCC)	+4.7V with respect to GND	
Positive Supply Voltage (DVDD, VDD_L, VDD_R)	+1.8V with respect to GND	
DAC Output Voltage Range	GND < Vout < AVCC	
Voltage Range for 5V Tolerant pins (AVDD=3.3V)	-0.5V to +5.5V	
Voltage Range for Digital Input pins	-0.5V to (AVDD + 0.5V)	
Storage Temperature Range	–65°C to +150°C	
Operating Junction Temperature	+125°C	
ESD Protection		
Human Body Model (HBM)	2000V	
Machine Model (MM)	200V	
Charged Device Model (CDM)	500V	

**WARNING:** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

WARNING: Electrostatic Discharge (ESD) can damage this device. Proper procedures must be followed to avoid ESD when handling this device.

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS
Operating Temperature	TA	0°C to +70°C
Analog Power Supply Voltage	VDD_L, VDD_R	+1.2V ± 5%, 82mA nominal (Note 1)
Digital Core Supply Voltage	DVDD	, ,
Analog Reference Supply Voltage	AVCC_L, AVCC_R	+3.3V $\pm$ 5%, 47mA nominal (Note 1)
Oscillator Power Supply Voltage	VCCA	+3.3V $\pm$ 5%, 3mA nominal (Note 1)
Digital I/O Power Supply Voltage	AVDD	+3.3V ± 5%, <1mA nominal (Note 1)
		+1.8V ± 5%


Note 1: fs = 48kHz, MCLK = 40MHz, I2S input, all GPIO set to input and pulled low

#### DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Minimum	Maximum	Unit	Comments
VIH	High-level input voltage	AVDD / 2 + 0.4		V	
VIL	Low-level input voltage		0.4	V	
VOH	High-level output voltage	AVDD - 0.2		V	IOH = 100μA
VOL	Low-level output voltage		0.2	V	IOL = 100μA




## **XIN Timing**



Parameter	Symbol	Min	Max	Unit
XIN pulse width high	T <sub>MCH</sub>	4.5		ns
XIN pulse width low	T <sub>MCL</sub>	4.5		ns
XIN cycle time	T <sub>MCY</sub>	10		ns
XIN duty cycle		45:55	55:45	


## **Audio Interface Timing**



Parameter	Symbol	Min	Max	Unit
DATA_CLK pulse width high	t <sub>DCH</sub>	4.5		ns
DATA_CLK pulse width low	tDCL	4.5		ns
DATA_CLK cycle time	tDCY	10		ns
DATA_CLK duty cycle		45:55	55:45	
DATA set-up time to DATA_CLK rising edge	tos	2		ns
DATA hold time to DATA_CLK rising edge	tон	2		ns



#### **Recommended Power-Up Sequence**



The ES9026PRO must be reset after power-up to ensure correct operation. Reset can be performed using a reset controller in some configurations or via a system software reset. The active-LOW reset pin provides a high input-impedance with no internal pull-up or pull-down. To reset the ES9026PRO, the reset input should be pulled low for a minimum of 1ms after all external power supplies (and XIN if supplied externally) are stabilized. Following the reset signal, the input can be held high indefinitely.



#### **ANALOG PERFORMANCE**

#### **Test Conditions (unless otherwise stated)**

- 1.  $T_A = 25^{\circ}C$ , AVCC = +3.3V, VDD = +1.2V, fs = 44.1kHz, MCLK = 27MHz and 32-bit data
- 2. SNR / DNR: A-weighted over 20Hz-20kHz in averaging mode
- 3. THD+N: un-weighted over 20Hz-20kHz bandwidth

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			32		Bits
XIN frequency				100	MHz
MCLK (PCM normal mode)	Asynchronous mode Synchronous mode	>128FSR 128FSR			
MCLK (PCM OSF bypass mode)	Asynchronous mode Synchronous mode	24FSR 16FSR		$\frac{XIN}{2^{clk\_gear}}$	Hz
MCLK (DSD mode)	Asynchronous mode Synchronous mode	3FSR 2FSR			
MCLK (SPDIF mode)		386FSR			
FSR (PCM normal mode)	Asynchronous mode Synchronous mode			384 768	kHz
FSR (PCM OSF bypass mode)				1.536	MHz
FSR (DSD mode)	Asynchronous mode Synchronous mode			11.3 22.6	MHz
FSR (SPDIF mode)				192	kHz
DYNAMIC PERFORMANCE	<u> </u>		•	l .	1
DNR (8-Ch differential current mode)	-60dBFS		124		dB-A
THD+N (differential current mode)	0dBFS		-110		dB
ANALOG OUTPUT (per + or - pin of each	ch differential DAC outpu	ut pair)	•	l .	1
Output impedance (R <sub>DAC</sub> )		•	806 ± 14%		Ω
Voltage mode output range (V <sub>OPP</sub> )	Full-scale out		0.924 x AVCC		Vp-p
Voltage mode output offset (Vocm)	Bipolar zero out		AVCC / 2		V
Current mode output range	Full-scale out		1000 x Vopp / Rdac		mAp-p
Current mode output offset	Bipolar zero out to virtual ground held at V <sub>G</sub> (V)		1000 x (V <sub>OPP</sub> - V <sub>G</sub> ) / RDAC		mA
Digital Filter Performance					
De-emphasis error				±0.2	dB
Mute Attenuation			127		dB
IIR Filter Characteristics					
Pass band (-3dB)	iir_bw=0 iir_bw=1 iir_bw=2 iir_bw=3		47 x fs/44100 50 x fs/44100 60 x fs/44100 70 x fs/44100		kHz
Stop band attenuation			18		dB/oct




# **ANALOG PERFORMANCE (Cont'd)**


PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT	
PCM Filter Characteristics (Fast Roll Off, Linear Phase)							
Deep hand Dinnle and Dandwidth		±0.002dB			0.453 x fs	Hz	
Pass band Ripple and Bandwidth		-3dB			0.484 x fs	Hz	
Stop band		< -120dB	0.55 x fs			Hz	
Group Delay				35 / fs		S	
PCM Filter Characteristics (Slow Roll O	ff, L	inear Phase)					
Pass band Ripple and Bandwidth		±0.01dB			0.357 x fs	Hz	
Pass band Ripple and Bandwidth		–3dB			0.450 x fs	Hz	
Stop band		< -82dB	0.639 x fs			Hz	
Group Delay				8.75 / fs		S	
PCM Filter Characteristics (Apodizing, I	ast	Roll Off, Linear Phas	se)				
Deep hand Dinale and Deadwidth		±0.075dB			0.409 x fs	Hz	
Pass band Ripple and Bandwidth		–3dB			0.461 x fs	Hz	
Cton bond		< -80dB	0.50 x fs			Hz	
Stop band		< -100dB	0.66 x fs			Hz	
Group Delay				35 / fs		S	
PCM Filter Characteristics (Fast Roll Of	f, M	inimum Phase)					
		±0.005dB			0.453 x fs	Hz	
Pass band Ripple and Bandwidth		–3dB			0.491 x fs	Hz	
Otto Land		< -67.5dB	0.531 x fs			Hz	
Stop band		< -100dB	0.547 x fs			Hz	
Group Delay				5.4 / fs		S	
PCM Filter Characteristics (Slow Roll O	ff, N	linimum Phase)	<u>.</u>				
D 1 10: 1 10 1:W		±0.015dB			0.363 x fs	Hz	
Pass band Ripple and Bandwidth		–3dB			0.435 x fs	Hz	
Stop band		< -97dB	0.634 x fs			Hz	
Group Delay				3.5 / fs		S	
PCM Filter Characteristics (Hybrid, Fast	Ro	II Off, Minimum Phas	e)				
		±0.01dB			0.404 x fs	Hz	
Pass band Ripple and Bandwidth		–3dB			0.430 x fs	Hz	
Oten hand	1	< -94.5dB	0.504 x fs			Hz	
Stop band		< -106dB	0.513 x fs			Hz	
Group Delay				18.5 / fs		s	
PCM Filter Characteristics (Brickwall)	•						
		±0.015dB			0.435 x fs	Hz	
Pass band Ripple and Bandwidth		-3dB			0.451 x fs	Hz	
Stop band	1	<-100dB	0.50 x fs			Hz	
Group Delay	1			35 / fs		s	



#### **PCM FILTER FREQUENCY RESPONSE**











#### **PCM FILTER IMPULSE RESPONSE**










#### **IIR FILTER RESPONSE**


The default IIR setting is intended for use in PCM mode only. It has been designed to work with the FIR filter. In DSD mode the FIR filter is bypassed, and the frequency response is defined entirely by the 8x IIR filter.

3 IIR filter profiles are included for use in DSD mode.





## **48-Pin LQFP Mechanical Dimensions**



Symbol	Description	MILLIMETERS				
Symbol	Description	Min.	Nom.	Max.		
D	Lead-to Lead, X-axis	8.75	9.00	9.25		
D1	Package's Outside, X-axis	6.90	7.00	7.10		
E	Lead-to Lead, Y-axis	8.75	9.00	9.25		
E1	Package's Outside, Y-axis	6.90	7.00	7.10		
A1	Board Standoff	0.05	0.10	0.15		
A2	Package Thickness	1.35	1.40	1.45		
b	Lead Width	0.17	0.20	0.27		
е	Lead Pitch		0.50 BSC			
<b>e</b> <sub>1</sub>	Lead Gap	0.23	0.30	0.33		
L	Foot Length	0.45	0.60	0.75		
L1	Lead Length		1.00			
	Co-planarity			0.102		
	Foot Angle	00		70		
	No. of Leads in X-axis		12			
	No. of Leads in Y-axis		12			
	No. of Leads Total		48			
	Package Type		LQFP			



#### **Reflow Process Considerations**

For lead-free soldering, the characterization and optimization of the reflow process is the most important factor you need to consider.


The lead-free alloy solder has a melting point of 217°C. This alloy requires a minimum reflow temperature of 235°C to ensure good wetting. The maximum reflow temperature is in the 245°C to 260°C range, depending on the package size (*Table RPC-2*). This narrows the process window for lead-free soldering to 10°C to 20°C.

The increase in peak reflow temperature in combination with the narrow process window makes the development of an optimal reflow profile a critical factor for ensuring a successful lead-free assembly process. The major factors contributing to the development of an optimal thermal profile are the size and weight of the assembly, the density of the components, the mix of large and small components, and the paste chemistry being used.

Reflow profiling needs to be performed by attaching calibrated thermocouples well adhered to the device as well as other critical locations on the board to ensure that all components are heated to temperatures above the minimum reflow temperatures and that smaller components do not exceed the maximum temperature limits (*Table RPC-2*).

To ensure that all packages can be successfully and reliably assembled, the reflow profiles studied and recommended by ESS are based on the JEDEC/IPC standard J-STD-020 revision D.1.

Figure RPC-1. IR/Convection Reflow Profile (IPC/JEDEC J-STD-020D.1)



Note: Reflow is allowed 3 times. Caution must be taken to ensure time between re-flow runs does not exceed the allowed time by the moisture sensitivity label. If the time elapsed between the re-flows exceeds the moisture sensitivity time bake the board according to the moisture sensitivity label instructions.

#### Manual Soldering:

Allowed up to 2 times with maximum temperature of 350 degrees no longer than 3 seconds.



#### Table RPC-1 Classification reflow profile

Profile Feature	Pb-Free Assembly		
Preheat/Soak			
Temperature Min (Tsmin)	150°C		
Temperature Max (Tsmax)	200°C		
Time (ts) from (Tsmin to Tsmax)	60-120 seconds		
Ramp-up rate (TL to Tp)	3°C / second max.		
Liquidous temperature (TL)	217°C		
Time (tL) maintained above TL	60-150 seconds		
Peak package body temperature (Tp)	For users Tp must not exceed the classification temp in Table RPC-2. For suppliers Tp must equal or exceed the Classification temp in Table RPC-2.		
Time (tp)* within 5°C of the specified classification temperature (Tc), see Figure RPC-1	30* seconds		
Ramp-down rate (Tp to TL)	6°C / second max.		
Time 25°C to peak temperature	8 minutes max.		
* Tolerance for peak profile temperature (Tp) is defined as a supplier minimum and a user maximum.			

- Note 1: All temperatures refer to the center of the package, measured on the package body surface that is facing up during assembly reflow (e.g., live-bug). If parts are reflowed in other than the normal live-bug assembly reflow orientation (i.e., dead-bug), Tp shall be within ±2°C of the live-bug Tp and still meet the Tc requirements, otherwise, the profile shall be adjusted to achieve the latter. To accurately measure actual peak package body temperatures refer to JEP140 for recommended thermocouple use.
- Note 2: Reflow profiles in this document are for classification/preconditioning and are not meant to specify board assembly profiles. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed the parameters in Table RPC-1. For example, if Tc is 260°C and time tp is 30 seconds, this means the following for the supplier and the user. For a supplier: The peak temperature must be at least 260°C. The time above 255°C must be at least 30 seconds.
  - For a user: The peak temperature must not exceed 260°C. The time above 255°C must not exceed 30 seconds.

Note 3: All components in the test load shall meet the classification profile requirements.

#### Table RPC-2 Pb-Free Process - Classification Temperatures (Tc)

Package Thickness	Volume mm3, <350	Volume mm3, 350 to 2000	Volume mm3, >2000
<1.6 mm	260°C	260°C	260°C
1.6 mm - 2.5 mm	260°C	250°C	245°C
>2.5 mm	250°C	245°C	245°C

- **Note 1:** At the discretion of the device manufacturer, but not the board assembler/user, the maximum peak package body temperature (Tp) can exceed the values specified in Table RPC-2. The use of a higher Tp does not change the classification temperature (Tc).
- Note 2: Package volume excludes external terminals (e.g., balls, bumps, lands, leads) and/or non-integral heat sinks.
- Note 3: The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages may still exist.



#### **ORDERING INFORMATION**

Part Number	Description	Package
ES9026PRO	SABRE PRO 32-Bit Hyperstream® II 8-Channel Audio DAC	48-LQFP

### **Revision History**

Rev.	Date	Notes
0.1	January 4, 2016	Initial release
1.0	April 26, 2016	Revision 1.0 release
2.0	July 7, 2016	Revision 2.0 release
2.02	July 18, 2016	Update I2C address Update power consumption table
2.03	July 29, 2016	Correct DNR & THD+N typos on front page
2.1	August 22, 2016	Correct Register #6[6] to deemph_bypass Add notes that multi-byte registers use little-endian ordering
2.5	October 5, 2016	Updated Register #54[7] Updated Asychronous Mode to 128Fs
2.6	November 22, 2016	Updated Chip ID
2.7	March 8, 2017	Updated Register #63 [3:2]
2.8	August 25, 2017	Updated front page, removed "mobile DAC" from Benefits
2.9	November 28, 2017	Remove ESS logo from pin diagram Add pin 1 marking to pin diagram
3.0	December 1, 2017	Renumber SPDIF inputs in pin description to match table on page 6
3.1	March 14, 2018	Add note for VDD_L, VDD_R and DVDD internal connection.
3.2	March 29, 2018	Added notes for FIR and IIR filter usage to Register 7 description.  Added additional description to IIR filter response section.
3.3	May 2, 2018	Corrected example code used to load custom filter.
3.4	March 5, 2019	Updated SABRE®, Hyperstream® II, SABRE SOUND®. Updated Register #63 [3:2]

ESS' ICs are not intended, authorized, or warranted for use as components in military applications, medical devices or life support systems. ESS assumes no liability whatsoever and disclaims any expressed, implied or statutory warranty for use of ESS IC's in such unsuitable applications.

No part of this publication may be reproduced, stored in a retrieval system, transmitted, or translated in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without the prior written permission of ESS Technology, Inc. ESS Technology, Inc. makes no representations or warranties regarding the content of this document. All specifications are subject to change without prior notice. ESS Technology, Inc. assumes no responsibility for any errors contained herein. U.S. patents pending.