Analog Reinvented

ES9843PRO

4 Channel High Performance SMART ADC

Product Datasheet

The SABRE® ES9843PRO High Performance SMART ADC is a world class 4 channel analog to digital converter incorporating the ESS' 2nd generation Audio Signal Processor that targets professional and consumer applications with unprecedented performance and audio quality.

The ES9843PRO has 4 integrated ADCs using ESS' patented Hyperstream® IV ADC architecture which delivers unprecedented audio sound quality and specification of a DNR of +125dB and a THD+N of -116dB per channel in 4 channel mode.

The ES9843PRO SMART ADC incorporates a 2nd generation ESS Audio Signal Processor (ASP2) that allows customers to integrate their preferred audio recording algorithms. For example, integration of multi-band PEQs, MIXERs, Audio Expansion and Compression, stereo widening, specialty filters such RIAA pre-emphasis and cross-over filters, DRC, AGL, etc. This reduces or may eliminate the need for an external DSP which will simplify programming and lower BOM requirements. An additional input is available for mixing into the ASP2.

The ES9843PRO supports S/PDIF encoding, PCM master/slave, TDM, PDM, DSD, DoP and RAW outputs. PDM microphone inputs are also supported.

Built-in digital filters, including DC blocking, and optional custom filter coefficients allow for sound and latency preferences.

The ES9843PRO has an Ultra-Low Noise Floor Bandwidth of 200kHz. This bandwidth is up to 10 times wider than the competition, enabling higher resolution at higher sample rates.

The ES9843PRO sets the standard for recording capabilities with regards to audio performance and customization in a form factor that is required for the most demanding recording applications.

FEATURE	DESCRIPTION
+125dB DNR per channel -116dB THD+N per channel	Unprecedented dynamic range with ultra-low noise and distortion
High Sample Rates	Support for sample rates up to and including 768kHz & DSD512
4 Channels of A-D conversion	High performance recording with multiple channels for reduction in board space
Integrated Audio Signal Processor (ASP2)	2nd generation ASP2 that can handle custom algorithms including multi-band PEQ, MIXER functions and pre-emphasis filters
Versatile Digital Audio Output Port	Supports Serial Data Interface such as TDM, I²S, LJ, PDM, DoP and DSD formats
I²C/SPI Slave or HW Control Interface	Standard interface for programming register settings or hardware modes
Integrated SPI Master Interface	Features a I²C to SPI Transcoder for external device interaction
S/PDIF Encoding	Stereo S/PDIF format from analog-to-digital conversion or from TDM/PCM input
Customizable Filter Selection	8 preset digital filters + custom FIR filter programming
Low Pin Count Standardized Packages	5mm x 5mm, 40 pin QFN, drop-in compatible with ES9842PRO/ES9840 (See pinout)

APPLICATIONS

- Professional DAW Audio Recording
- Very high-quality microphones
- High quality record turntable to USB conversion
- Professional Audio Equipment

Table of Contents

List of Figures

List of Tables

Functional Block Diagram



Figure 1 - ES9843PRO Block Diagram

ES9843PRO Package

40 QFN Pinout



Figure 2 - ES9843PRO Pinout

40 QFN Pin Descriptions

Pin	Name	Pin Type	Reset State	Pin Description
1	GPIO10	D I/O	HiZ	General I/O 10
	SCLKM			SPI Serial Clock pin (Master), controlled by MODE
2	GPIO11	D I/O	HiZ	General I/O 11
	MOSIM			SPI Main Out Sub In pin (Master), controlled by MODE
	HW3			Hardware 3 interface pin, controlled by MODE
3	MODE	D I/O	HiZ	I²C/SPI Control selection or HW mode
4	ACLK1	Clock I	HiZ	Analog Clock Input 1
5	AVCC_3V3	Power	Power	Analog Supply 3.3V
6	AGND	Ground	Ground	Analog Ground
7	NC	-	-	No Connect
8	ACLK2	Clock I	HiZ	Analog Clock Input 2
9	DVDD	A O	P/D	Digital Core Supply, Internally Supplied
10	AVCC_L	Power	Power	ADC left reference voltage
11	AGND_L	Ground	Ground	Analog Ground Left
12	IN_P1	A I	HiZ	ADC Channel 1 differential positive (+) input
13	IN_M1	A I	HiZ	ADC Channel 1 differential negative (-) input
14	IN_M3	A I	HiZ	ADC Channel 3 differential negative (-) input
15	IN_P3	A I	HiZ	ADC Channel 3 differential positive (+) input
16	IN_P4	A I	HiZ	ADC Channel 4 differential positive (+) input
17	IN_M4	A I	HiZ	ADC Channel 4 differential negative (-) input
18	IN_M2	A I	HiZ	ADC Channel 2 differential negative (-) input
19	IN_P2	A I	HiZ	ADC Channel 2 differential positive (+) input
20	AGND_R	Ground	Ground	Analog Ground Right
21	AVCC_R	Power	Power	ADC right reference voltage
22	DVDD	A O	P/D	Digital Core Supply, Internally Supplied
23	CHIP_EN	Reset	HiZ	Active-high chip enable.
24	GPIO9	D I/O	HiZ	General I/O w/extended functions
25	MOSIS	D I/O	HiZ	SPI Main Out Sub In pin (Slave), controlled by MODE
	SDA			I²C Serial Data pin, controlled by MODE
	HW0			Hardware 0 interface pin, controlled by MODE
26	SCLKS	D I/O	HiZ	SPI Serial Clock pin (Slave), controlled by MODE
	SCL			I²C Serial Clock pin, controlled by MODE
	HW1			Hardware 1 interface pin, controlled by MODE

27	SSS	D I/O	HiZ	SPI Slave Select (Slave) pin, controlled by MODE
	ADDR1			I²C Address 1 pin, controlled by MODE
	MUTE_MCLK_CTRL			Hardware Mute Control pion, controlled by MODE
28	MISOS	D I/O	HiZ	SPI Main In Sub Out pin (Slave), controlled by MODE
	ADDR2			I²C Address 2 pin, controlled by MODE
	HW2			Hardware 2 interface pin, controlled by MODE
29	DVDD	A O	P/D	Digital Core Supply, Internally Supplied
30	AVDD	Power	Power	Digital & I/O Supply
31	DGND	Ground	Ground	Digital Core Ground
32	GPIO8	D I/O	HiZ	General I/O 8 w/extended functions
	DATA7			Serial Data 7
	SSM			SPI Slave Select (Master) pin, controlled by MODE
33	GPIO7	D I/O	HiZ	General I/O 7 w/extended functions
	DATA6			Serial Data 6
	MISOM			SPI Main In Sub Out pin (Master), controlled by MODE
34	GPIO6	D I/O	HiZ	General I/O 6 w/extended functions
	DATA5			Serial Data 5
35	GPIO5	D I/O	HiZ	General I/O 5 w/extended functions
	DATA4			Serial Data 4
36	GPIO4	D I/O	HiZ	General I/O 4 w/extended functions
	DATA3			Serial Data 3
37	GPIO3	D I/O	HiZ	General I/O 3 w/extended functions
	DATA2			Serial Data 2
38	GPIO2	D I/O	HiZ	General I/O 2 w/extended functions
	DATA1			Serial Data 1
39	GPIO1	D I/O	HiZ	General I/O 1 w/extended functions
	DATA_CLK			Serial Data clock
40	RT1	D I	HiZ	Reserved. Must be connected to DGND for normal operation.
41	Package Pad[1]	-	-	Not electrically connected, used for heat dissipation. Connect to DGND

Table 1 - ES9843PRO 40 QFN Pin Descriptions

[1] Pin 41 is the package pad. See 40 QFN package dimensions for sizing. Connect to DGND.

Feature List

The ES9843PRO have extensive features lists resulting in many performance specifications. When compared to the previous generation ES9842PRO, the ES9843PRO have added:

- The ES9843PRO has a True DNR of +125dB
- Individual digital gain settings for each channel of 0 to +42dB in 6dB steps
- Hyperstream® IV Architecture for an optimized digital core to remove unwanted low level spurious tones
- Improved THD+N linearity
- Added Hardware Modes
- Added SPI Master Interface
- Updated 2nd generation Audio Signal Processor (ASP2)
- Added ADC Peak Detection GPIO output
- Integrated Master SPI Transcoder for SPI Flash Memory for use with the ASP2 or controlling peripherals

Configuration Modes

The ES9843PRO has 4 control programming modes which are controlled by the state of the MODE pin (Pin 3).

MODE PIN	Configuration
0	I²C Interface
Pull 0	HW control mode (see Hardware Mode Table)
Pull 1	HW control mode (see Hardware Mode Table)
1	SPI Interface

Table 2 - Mode Pin Configuration Options

Design Information

Hardware pins can be configured in 4 different ways. Each pin can be tied-high (1), pulled-high (Pull 1), pulled-low (Pull 0), or tied-low (0). HW0 and HW1 pins are always tied-high or tied-low. These 4 options also apply to MUTE_MCLK_CTRL.



Figure 3 - Example Hardware Mode Pin Configurations

Software Mode

The ES9843PRO supports a slave I²C or SPI serial communication in software mode. There are two types of registers, read/write registers and read-only registers. Software modes are set when the MODE pin is a 0 (0V) for I²C or a 1 (AVDD) for SPI.

A system clock is not required to read and write registers.

I²C Slave Interface Commands

- MODE (Pin 3) – 0 (Tied-Low)
- Connect per I²C standard
  - SDA (Pin 25)
  - SCL (Pin 26)
  - ADDR1 (Pin 27)
  - ADDR2 (Pin 28)

I²C Address	ADDR2	ADDR1
0x40	GND	GND
0x42	GND	AVDD
0x44	AVDD	GND
0x46	AVDD	AVDD

Table 3 - I²C Addresses



Figure 4 - I²C Write and Read Example

Note: CHIP_ID for the ES9843PRO is 0x8F in Register 225 (0xE1)

SPI Slave Interface Commands

- MODE (Pin 3) – 1 (Tied-High)
- Connect per SPI standard
  - MOSI (Pin 25)
  - SCLK (Pin 26)
  - SS (Pin 27)
  - MISO (Pin 28)

SPI Command	First Byte
Write	0x03
Read	0x01

Table 4 - SPI Commands



Figure 5 – SPI Write, Read, and Multi-byte Read Example

Note: CHIP_ID is 0x8F (ES9843PRO) in Register 225 (0xE1)

MCLK Control

In Software Modes, Register 5[4] - MCLK_24M_DIV2 must be set correctly according to the external MCLK being used.

MCLK_24M_DIV2	MCLK
0	24.576MHz/22.5792MHz
1	49.152MHz/45.1584MHz

Table 5 - MCLK Control in Software Mode

Hardware Mode

The ES9843PRO has pre-configured hardware modes that can be set with an external pin configuration. These modes configure the ADC for different output formats such as PCM, DSD or PDM in master or slave modes, or configure the ADC in TDM slave modes to combine multiple chips together creating up to 16 channels of digital outputs.

Each hardware mode pin has 4 states that need to be set for each mode according to the Hardware Mode Pin Configurations. Information on how to set the pin to the correct state be found in Table 2 - Mode Pin Configuration Options

Design Information.

These modes are set with pins:

- MODE (Pin 3)
- HW0 (Pin 25)
- HW1 (Pin 26)
- HW2 (Pin 28)
- MUTE_CTRL (Pin 27)
- HW2 (Pin 28)

Recommended Hardware Mode Setup Sequence

The Hardware Mode setup sequence is shown below with all hardware pins being defined after CHIP_EN is asserted.

Note: MUTE_CTRL should be set to muted until the HW mode is finalized and after CHIP_EN is asserted, then it may be set to the correct clock rate and unmuted last. See Mute and MCLK Control for more information.



Figure 6 - Hardware Mode Startup Sequence

Hardware Mode Pin Configurations

HW #	Mode Description	FS [kHz]	BCK [MHz]	BCK/Channel	Channel Slots	MCLK [MHz]	Mode	HW2	HW1	HW0
32-bit PCM/DoP/SPDIF Master Modes										
0	I²S Master or S/PDIF or DoP	MCLK/128	MCLK/2 (64*FS)	32	1, 2	128*FS	Pull 0	0	0	0
1	I²S Master or S/PDIF or DoP	MCLK/256	MCLK/4 (64*FS)	32	1, 2	256*FS	Pull 0	0	0	1
2	I²S Master or S/PDIF	MCLK/512	MCLK/8 (64*FS)	32	1, 2	512*FS	Pull 0	0	1	0
3	I²S Master or S/PDIF	MCLK/1024	MCLK/16 (64*FS)	32	1, 2	1024*FS	Pull 0	0	1	1
4	LJ Master or S/PDIF or DoP	MCLK/128	MCLK/2 (64*FS)	32	1, 2	128*FS	Pull 0	Pull 0	0	0
5	LJ Master or S/PDIF or DoP	MCLK/256	MCLK/4 (64*FS)	32	1, 2	256*FS	Pull 0	Pull 0	0	1
6	LJ Master or S/PDIF	MCLK/512	MCLK/8 (64*FS)	32	1, 2	512*FS	Pull 0	Pull 0	1	0
7	LJ Master or S/PDIF	MCLK/1024	MCLK/16 (64*FS)	32	1, 2	1024*FS	Pull 0	Pull 0	1	1
DSD/PDM Master Modes										
8	DSD Master or PDM (DSD512)	44.1	512*FS	-/-	-/-	24.576/49.152	Pull 0	Pull 1	0	0
9	DSD Master or PDM (DSD256)	44.1	256*FS	-/-	-/-	24.576/49.152	Pull 0	Pull 1	0	1
10	DSD Master or PDM (DSD128)	44.1	128*FS	-/-	-/-	24.576/49.152	Pull 0	Pull 1	1	0
11	DSD Master or PDM (DSD64)	44.1	64*FS	-/-	-/-	24.576/49.152	Pull 0	Pull 1	1	1
32-bit PCM Slave Modes, Auto FS Detect, Mono										
12	I²S Slave, Auto FS	44.1 ≤ FS ≤ 384	64*FS	32	1, 2	24.576/49.152	Pull 0	1	0	0
13	I²S Slave, Auto FS Mono[1]	44.1 ≤ FS ≤ 384	64*FS	32	1 or 2[1]	24.576/49.152	Pull 0	1	0	1
14	LJ Slave, Auto FS	44.1 ≤ FS ≤ 384	64*FS	32	1, 2	24.576/49.152	Pull 0	1	1	0
15	LJ Slave, Auto FS Mono[1]	44.1 ≤ FS ≤ 384	64*FS	32	1 or 2[1]	24.576/49.152	Pull 0	1	1	1

Table 6 - Hardware Mode Pin Configurations

[1] See Table 9 for more information

Hardware Mode Pin Configurations Pt2

HW #	Mode Description	FS [kHz]	BCK [MHz]	BCK/Channel	Channel Slots	MCLK [MHz]	Mode	HW2	HW1	HW0
32-bit TDM LJ Slave Modes, Auto FS Detect, Auto CH Num, Toggle Daisy Chain										
16	32-bit TDM LJ Slave Auto FS Auto CH Num	44.1 ≤ FS ≤ 384	Auto(128FS, 256FS, 512FS, 1024FS)	32	1 to 4	24.576/49.152	Pull 1	0	0	0
17		44.1 ≤ FS ≤ 192	Auto(256FS, 512FS, 1024FS)	32	5 to 8	24.576/49.152	Pull 1	0	0	1
18		44.1 ≤ FS ≤ 96	Auto(512FS, 1024FS)	32	9 to 12	24.576/49.152	Pull 1	0	1	0
19		44.1 ≤ FS ≤ 96	Auto(512FS, 1024FS)	32	13 to 16	24.576/49.152	Pull 1	0	1	1
20		44.1 ≤ FS ≤ 48	Auto(1024FS)	32	17 to 20	24.576/49.152	Pull 1	Pull 0	0	0
21		44.1 ≤ FS ≤ 48	Auto(1024FS)	32	21 to 24	24.576/49.152	Pull 1	Pull 0	0	1
22		44.1 ≤ FS ≤ 48	Auto(1024FS)	32	25 to 28	24.576/49.152	Pull 1	Pull 0	1	0
23		44.1 ≤ FS ≤ 48	Auto(1024FS)	32	29 to 32	24.576/49.152	Pull 1	Pull 0	1	1
16-bit TDM LJ Slave Modes, Auto FS Detect, Auto CH Num, Toggle Daisy Chain										
24	16-bit TDM LJ Slave Auto FS Auto CH Num	44.1 ≤ FS ≤ 384	Auto(64FS, 128FS, 256FS, 512FS)	16	1 to 4	24.576/49.152	Pull 1	Pull 1	0	0
25		44.1 ≤ FS ≤ 192	Auto(128FS, 256FS, 512FS)	16	5 to 8	24.576/49.152	Pull 1	Pull 1	0	1
26		44.1 ≤ FS ≤ 96	Auto(256FS, 512FS)	16	9 to 12	24.576/49.152	Pull 1	Pull 1	1	0
27		44.1 ≤ FS ≤ 96	Auto(256FS, 512FS)	16	13 to 16	24.576/49.152	Pull 1	Pull 1	1	1
28		44.1 ≤ FS ≤ 48	Auto(512FS)	16	17 to 20	24.576/49.152	Pull 1	1	0	0
29		44.1 ≤ FS ≤ 48	Auto(512FS)	16	21 to 24	24.576/49.152	Pull 1	1	0	1
30		44.1 ≤ FS ≤ 48	Auto(512FS)	16	25 to 28	24.576/49.152	Pull 1	1	1	0
31		44.1 ≤ FS ≤ 48	Auto(512FS)	16	29 to 32	24.576/49.152	Pull 1	1	1	1

Table 7 - Hardware Mode Pin Configurations Pt2

GPIO Functions in Hardware Mode

The ES9843PRO supports specific functions using GPIO pins in hardware mode. The tables below show the available options including ADC Input/Output Select, Automute, Filter Select, Daisy Chain Enable, and Mono Slot Select.

The HW3 and GPIO8 Pins are used to select the Input and Output formats of the ADC in hardware mode. HW3 Selects between the two input formats, Analog and PDM. GPIO8 is used to swap I²S/LJ Master with DoP Master or DSD Master with PDM Master in select hardware modes.

HW3	Input Format	GPIO8	Output Format	Supported HW Modes
0	Analog	0	I²S/LJ Master	0 - 7
		1	DoP Master	0, 1, 4, 5
		0	DSD Master	8 - 11
		1	PDM Master	
		(Table 9)	I²S/LJ Slave	12 - 15
		(Table 9)	TDM Slave	16 - 31
Pull 0		(Table 9)	S/PDIF	0 - 7
Pull 1	PDM[1]	0	I²S/LJ Master	0 - 7
		1	DoP Master	0, 1, 4, 5
		(Table 9)	I²S/LJ Slave	12 - 15
		(Table 9)	TDM Slave	16 - 31
1		(Table 9)	S/PDIF	0 - 7

Table 8 - ADC Input/Output Select with HW3 and GPIO8 in Hardware Mode

GPIO8 Function	Function Description	HW3 Conditions	Supported HW Modes
S/PDIF Channel Select	GPIO8 = AVDD – Ch1/2 GPIO8 = GND – Ch3/4	Pull 0, 1 (S/PDIF)	0 - 7
Mono Slot Select	GPIO8 = AVDD – mono to slot 1 GPIO8 = GND – mono to slot 2	0, Pull 1 (I²S, LJ Slave)	13, 15
Daisy Chain Enable	GPIO8 = AVDD – not enabled GPIO8 = GND – daisy chain enabled	0, Pull 1 (TDM Slave)	16 - 31

Table 9 - GPIO8 Functions in Hardware Mode

[1] PDM Microphone is not available when using a 45.158MHz/49.152MHz MCLK when the MCLK/FS ratio <= 128

GPIO7	Supported HW Modes	Filter
1'b0	0 - 7 12 - 31	Filter 0 Minimum Phase
1'b1		Filter 2 Linear Phase Fast Roll-Off

Table 10 - ADC Filter Select with GPIO7 in Hardware Mode

GPIO10	Supported HW Modes	DC Block
1'b0	All	Disabled
1'b1		Enabled

Table 11 - DC Block Enable with GPIO10 in Hardware Mode

Mute and MCLK Control

Set MUTE_CTRL (Pin 28) to mute the output while in Hardware Mode:

HW MUTE Control (Pin 28)	Condition	MCLK
0	Mute	24.576MHz
1	Unmute	24.576MHz
Pull 0	Mute	49.152MHz
Pull 1	Unmute	49.152MHz

Table 12 - Mute and MCLK Control in Hardware Mode

Note: If MUTE_MCLK_CTRL (Pin 28) is set to the incorrect MCLK rate, the ADC may have degraded output performance.

Digital Features

Audio Input/Output Formats

The ES9843PRO supports multiple serial input/output formats which can be set either through Hardware Mode or Software Mode.

The ES9843PRO can automatically adjust to the input sample rate in slave modes by enabling Register 1[0] AUTO_FS_DETECT. The output data format is selected using Register 3[6:4] OUTPUT_SEL.

The formats include:

- PCM
  - Slave and master mode in 16, 24, 32 - bit widths
  - I²S and Left-Justified (LJ)
  - Sample rates up to 768kHz (64fs mode)
  - Channel mapping
- TDM
  - Up to 32 slots including daisy chain mode
  - Daisy chain support
  - Slave mode in hardware mode. Slave and master modes in software mode
  - LJ format in hardware modes. I²S or LJ in software modes
  - Channel mapping
- DoP (DSD Over PCM)
  - Master mode in hardware mode. Slave and master modes in software mode
  - Sample rates to DoP256 (24bit, 705.5kHz PCM)
  - Channel mapping
- DSD
  - Master mode in hardware mode. Slave and master modes in software mode
  - Sample rates from DSD64 (2.8224Mbits/s, 64x44.1kHz) to DSD512
  - Channel mapping
- PDM
  - Master mode in hardware mode. Slave and master modes in software mode
  - Sample rates from PDM64 to PDM512
  - Channel mapping
- S/PDIF
  - Stereo 2 Channel output
  - Channel Select
  - Sample rates up to 192kHz
- RAW
  - 8-bit output of the Analog ADCs
  - Stereo 2 Channel output when double data rate enabled
  - Only supported at 22.579/24.576MHz MCLK
  - Channel mixing
- PDM Microphone Input
  - Master mode in hardware and software mode
  - Sample rates from PDM64 to PDM512

PCM/TDM Encoder

The ES9843PRO integrates a 4 Channel 4 Line PCM/TDM Encoder whose output has a maximum word width of 32-bits (default) and a maximum bit depth of 32-bit (default). The encoder allows for I²S, LJ, and TDM output streams.

The PCM/TDM encoder can support up to 32 different slots and each channel of the ADC can be mapped to any of the 32 slots.

PCM/TDM Encoder/Decoder Registers

- Register 2[0] ENABLE_TDM_ENCODE
- Register 3[6:4] OUTPUT_SEL = 3'b0
- Register 9[6] AUTO_CH_DETECT
- Register 9[4:0] TDM_CH_NUM
- Register 10[5:4] TDM_WORD_WIDTH
- Register 10[3:2] TDM_BIT_WIDTH
- Register 10[1] TDM_VALID_EDGE
- Register 10[0] TDM_LJ
- Register 10[7] 16BIT_NOISE_FLOOR_SHAPE

PCM/TDM Encoder Mapping Registers

- Register 11-14[6:5] TDM_ENC_LINE_SEL_CHx
- Register 11-14[4:0] TDM_ENC_SLOT_SEL_CHx

TDM Daisy Chain Registers

- Register 15[7] TDM_ENC_DAISY_CHAIN
- Register 15[4:0] TDM_ENC_DATA_LATCH_ADJ

PCM/TDM Decoder

The ES9843PRO integrates a 4 Channel 1 Line PCM/TDM Decoder whose input has a maximum word width of 32-bits (default) and a maximum bit depth of 32-bit (default). The decoder can input a single data line through DATA4/GPIO5 and allows for I²S, LJ, and TDM input streams.

The PCM/TDM Decoder can support up to 32 different slots and each channel can be mapped to any of the 32 slots.

The PCM/TDM Encoder and PCM/TDM Decoder use the same format settings but have independent slot and line settings.

Note: Daisy Chain is not supported on the PCM/TDM Decoder.

PCM/TDM Encoder Mapping Registers

- Register 3[1] ENABLE_TDM_DECODE
- Register 16-19[4:0] TDM_DEC_SLOT_SEL_CHx

PCM (I²S, LJ) Format

The input data is organized into 2 channels per data line, on up to 2 data lines. Each encoder/decoder data slot can be mapped to any ADC channel using Register 11-14[4:0] TDM_ENC_SLOT_SEL_CHx or Register 16-19[4:0] TDM_DEC_SLOT_SEL_CHx respectively.

Table 13 - PCM Pin Connections

Pin Name	Function	Description
DATA_CLK	PCM BCLK	PCM Clock (Bit Clock), Master or Slave
DATA1	PCM WS	PCM WS (Word Select/Frame Select), Master or Slave
DATA2	PCM ENC DATA1	PCM Encoder Data Channel 1 & 2 (default)
DATA3	PCM ENC DATA2	PCM Encoder Data Channel 3 & 4 (default)
DATA4	PCM DEC DATA1	PCM Decoder Data Channel 1 & 2



Figure 7 - LJ (top) & I²S (bottom) for 16,24, and 32-bit Word Widths

TDM Format

The ES9843PRO supports TDM format, allowing for 2 to 32 channels on a single data line. TDM is supported in both software and hardware modes with the 4 Channel 4 Line TDM Encoder supporting outputs through DATA2 - 5 and the 4 Channel 1 Line TDM Decoder supporting input from DATA4.

In software mode, each encoder/decoder data slot can be mapped to any ADC channel using Register 11-14[4:0] TDM_ENC_SLOT_SEL_CHx or Register 16-19[4:0] TDM_DEC_SLOT_SEL_CHx respectively.

Hardware modes each have their own slots that the four audio channels maps to. For example, in the case of TDM32 (32CH), the hardware mode will be configured so that slots 1 through 4 will map to one device (HW mode #16), slots 5 through 8 will map to a second device (HW mode #17), slots 9 through 12 will map to a third device (HW mode #18), and so on until slots 29 through 32 mapping to a 8th device respectively (HW mode #23).

Table 14 - TDM Pin Connections

Pin Name	Function	Direction	Description
DATA_CLK	TDM BCLK	[I/O]	TDM Clock, Master, or Slave
DATA1	TDM WS	[I/O]	TDM WS (Word Select/Frame Select), Master or Slave
DATA2	TDM ENC DATA1	[O]	TDM Encoder DATA1 Channel 1 & 2 (default)
DATA3	TDM ENC DATA2	[O]	TDM Encoder DATA2 Channel 3 & 4 (default)
	TDM ENC DAISY	[I]	TDM Encoder Daisy Chain Pin
DATA4	TDM ENC DATA3	[O]	Optional TDM Encoder DATA3 Channel
	TDM DEC DATA1	[I]	TDM Decoder DATA1 (default)
DATA5	TDM ENC DATA4	[O]	Optional TDM Encoder DATA4 Channel



Figure 8 - TDM4 Mode



Figure 9 - TDM8 Mode



Figure 10 - TDM16 Mode

DSD Format

In DSD mode, there is a single DSD clock line, and each channel of data is an additional DSD data line. Each DSD source can be remapped to any DAC channel by using the below registers.

DSD Channel Mapping Registers

- Register 20 DSD_CH_SEL_DATAx

Table 15 - DSD Pin Connections

Pin Name	Function	Description
DATA_CLK	DSD CLK	DSD Clock
DATA1	-	-
DATA2	DSD CH1	DSD DATA Channel 1
DATA3	DSD CH2	DSD DATA Channel 2
DATA4	DSD CH3	DSD DATA Channel 3
DATA5	DSD CH4	DSD DATA Channel 4



Figure 11 - DSD Format, 1-bit stream

PDM Encoder

The ES9843PRO integrates a PDM encoder to output a PDM audio signal from the ADC. The encoder allows for two PDM data lines with 2 channels per line. To use the PDM encoder in software mode ENABLE_PDM_ENCODE must be set. PDM output is also supported in hardware mode, see GPIO Functions in Hardware Mode for more information. The channels can be swapped by setting Register 21[1] PDM_ENC_DATA_PHASE.

PDM Encoder Registers:

- Register 2[3] ENABLE_PDM_ENCODE
- Register 3[6:4] OUTPUT_SEL = 3'd4
- Register 21[2] PDM_ENC_SAMPLE_EDGE
- Register 21[1] PDM_ENC_DATA_PHASE
- Register 21[0] PDM_2X_GAIN_EN

PDM Decoder (PDM Microphone Input)

The ES9843PRO can receive input audio from a PDM microphone using the integrated PDM decoder. To use the PDM microphone signal in software mode, ENABLE_PDM_MIC_DECODE must be set. PDM Microphone input is also supported in hardware mode, see GPIO Functions in Hardware Mode for more information.

Note: PDM_CLK_DIV will follow AUTO_FS_DETECT if enabled and should be set to 7'd3 (default) for a 22.5792/24.576MHz MCLK and 7'd7 for a 45.1584/49.152MHz MCLK to ensure the PDM clock output is 3.072MHz (typical PDM Microphone frequency).

Note: PDM_CLK_DIV must not be set to 0 if using a 45.1584/49.152MHz MCLK.

PDM Decoder (Microphone Input) Registers:

- Register 3[0] ENABLE_PDM_MIC_DECODE
- Register 21[4] PDM_MIC_INPUT_DATA_PHASE
- Register 21[5] PDM_MIC_INPUT_SAMPLE_EDGE
- Register 21[6] PDM_MIC_INPUT_SEL_CH12
- Register 21[7] PDM_MIC_INPUT_SEL_CH34
- Register 22[6:0] PDM_CLK_DIV

Note: While using the PDM Decoder in software mode DATA5/GPIO6 will be unavailable for GPIO Configuration.

PDM Format

In PDM mode, there is a single PDM clock line and multiple PDM data lines containing two channels of data each. The channels can be swapped by setting the respective DATA_PHASE register.

Pin Name	Function	Description
DATA_CLK	PDM CLK	PDM Clock
DATA2	PDM DATA 1	PDM Encoder DATA Channels 1 & 2
DATA3	PDM DATA 2	PDM Encoder DATA Channels 3 & 4

Table 16 - PDM Encoder Pin Connections

Pin Name	Function	Description
GPIO9	PDM MIC CLK	PDM Microphone Clock
DATA4	PDM MIC DATA 1	PDM Microphone Input DATA Channels 1 & 2
DATA5	PDM MIC DATA 2	PDM Microphone Input DATA Channels 3 & 4

Table 17 - PDM Decoder (Microphone Input) Pin Connections



Figure 12 - PDM 4 Channel Format

S/PDIF Encoder

The ES9843PRO features a stereo auxiliary S/PDIF encoder that can directly output a pair of channels (1/2, 3/4) from after the ASP or the TDM mix signal being input through the PCM/TDM Decoder. The S/PDIF encoder output can be sent over any GPIO pin, see GPIO Configuration for more information.

The S/PDIF encoder, which is auxiliary from the PCM/TDM encoder, can be enabled with ENABLE_SPDIF_ENCODE while the PCM/TDM encoder is running. To enable this feature, ensure OUTPUT_SEL is still set to PCM or TDM, and set the respective GPIO as the S/PDIF encoder's output. In addition to that, the PCM/TDM decoder to S/PDIF encoder path can also be used independently of the other encoders by selecting SPDIF_DATA_SOURCE = 1'b1 (Output of the TDM decoder).

The S/PDIF encoder allows for 40-bit (5 byte) channel status bits to be programmed one byte at a time by setting SPDIF_CS_BYTE_ADDR and SPDIF_CS_BYTE_DATA then toggling SPDIF_CS_WE to latch the single byte in the status bits.

S/PDIF Encoder Registers:

- Register 2[4] ENABLE_SPDIF_ENCODE
- Register 3[6:4] OUTPUT_SEL = 3'd5
- Register 23[1] SPDIF_CH_PAIR_SEL
- Register 23[0] SPDIF_DATA_SOURCE
- Register 24[7] SPDIF_CS_WE
- Register 24[2:0] SPDIF_CS_BYTE_ADDR
- Register 24[7:0] SPDIF_CS_BYTE_DATA

RAW Encoder

The ES9843PRO integrates a Raw Data Encoder which outputs the raw data from the analog ADCs. The raw data interface on the ES9843PRO contains formatting options, as well as data mixing options.

By default, the raw data output is a single data rate (SDR) CH1 data signal. That can be changed to CH3 or a mixed value of CH1/3, as well as a combination of CH2/4 can be output by setting the raw data to double data rate (DDR) mode.

Raw Data Encoder Registers

- Register 2[5] ENABLE_RAW_DATA_ENCODE
- Register 3[6:4] OUTPUT_SEL = 3'd6
- Register 27[0] RAW_GRAY_CODE_EN
- Register 27[1] RAW_DATA_DDR_EN
- Register 27[2] RAW_DDR_DATA_PHASE
- Register 27[3] RAW_DDR_FRAME_EDGE

Raw Data Mix Registers

- Register 26[5:4] RAW_MIX_EN_CHxy
- Register 26[3:2] RAW_CH_DIV2_CHxy
- Register 26[1:0] RAW_CH_SEL_CHxy
- Register 73[3:0] ADC_NEG_SEL_CHx

RAW Format

The Raw Data output is composed of a clock (DATA_CLK) and a signed 8-bit signal (GPIO2-GPIO8, GPIO10).

The DATA_CLK output is the same frequency as MCLK, overriding other DATA_CLK frequency settings. In SDR mode the data signal bits transition on the rising edge of DATA_CLK. In DDR mode, CH1/3 signal is output on the rising edge of DATA_CLK and CH2/4 is output on the falling edge.

Table 18 - RAW Pin Connections

Pin Name	Function	Description
GPIO1	RAW Data Clock Output	Clock output in RAW mode
GPIO2	RAW Data [0] Output	Raw Data bit 0 (LSB)
GPIO3	RAW Data [1] Output	Raw Data bit 1
GPIO4	RAW Data [2] Output	Raw Data bit 2
GPIO5	RAW Data [3] Output	Raw Data bit 3
GPIO6	RAW Data [4] Output	Raw Data bit 4
GPIO7	RAW Data [5] Output	Raw Data bit 5
GPIO8	RAW Data [6] Output	Raw Data bit 6
GPIO10	RAW Data [7] Output	Raw Data bit 7 (MSB)

SPI Master Interface

The ES9843PRO features an SPI master interface. The interface is primarily for programming an ASP2 program quickly from a SPI Flash device at high-speed clock rates (up to MCLK/2). The ES9843PRO can use the SPI Master Interface as a generic I²C to SPI Transcoder. This allows the SPI Master to interface with a wide array of devices like flash memories, shift registers, and other SPI slave programmable devices. The SPI master interface uses the GPIOs in the following table.

GPIO #	SPI Master Function
GPIO7	MISO Master (MISOM)
GPIO8	SS Master (SSM) or Chip Select Master (CSM)
GPIO10	SCLK Master (SCLKM)
GPIO11	MOSI Master (MOSIM)

Table 19 – SPI Master Interface GPIO Connections

There are three registers related to using the SPI master interface and one bit to ensure it is disconnected from the ASP2:

- Register 107 [3] ASP_PROG_SOURCE_SEL should be set low to disconnect the SPI master interface from the ASP2 programming interface.
- Register 149 SPI_MASTER_CONFIG is used to start and end SPI transmissions and set the SPI master clock.
    - [7:4] SPI_M_PULSE_WIDTH – sets the SPI clock frequency
    - [3] SPI_M_EN – Enables the SPI Master interface
    - [2] SPI_M_MODE – Switches the SPI master between Mode 0 (default) and Mode 3
    - [1] SPI_M_SEND_BYTE – Used to manually send/receive SPI bytes.
    - [0] SPI_M_START – Starts and SPI transaction, pulls SSM (GPIO8) low
- Register 150 SPI_MASTER_DATA_OUT contains the data byte to be sent from the SPI master interface.
- Register 255 SPI_MASTER_DATA_IN contains the data byte received by the SPI master interface.

When the chip is powered on or reset the chip select output (GPIO8) will be set low by default. When Register 149 [3] SPI_M_EN is set high, enabling the SPI master interface, the chip select will output high.

As the SPI master interface is designed to communicate with an SPI Flash device, it is very efficient at reading or writing long blocks of data. However, to simultaneously read and write data for a generic application requires a specific sequence of register commands.

SPI Write

Writing data on the SPI bus requires 2+n write-register commands where n is the number of bytes to be sent in one SPI transaction. To efficiently write data to an SPI flash Register 149 [1] SPI_M_SEND_BYTE must remain low for automatic SPI data output. Each time Register 150 SPI_M_DATA_OUT is written during an SPI transaction the data will automatically be sent out of the SPI master interface at the end of the write-register command.

A single byte SPI transmission would be sequenced as follows:

1. Setup Register 149 SPI MASTER CONFIG
   - [7:4] SPI_M_PULSE_WIDTH sets the SPI clock speed
   - [3] SPI_M_EN = 1'b1 enables the SPI master
   - [2] SPI_M_MODE selects between SPI modes 0 and 3
   - [1] SPI_M_SEND_BYTE = 1'b0 for automatic operation
   - [0] SPI_M_START prepares the SPI master interface to initiate an SPI transmission.
2. Write a byte of data to Register 150. This will automatically start the SPI transaction.
   - After receiving the write-register command the chip select output (GPIO8) is set low after 2 MCLK cycles.
   - The SPI clock will begin half an SPI clock cycle plus one MCLK cycle after the chip select is set low.
   - The SPI master interface will output the 8 bits of data and afterwards the SPI clock will remain idle, and the chip select low.
3. Resetting Register 149 [0] SPI_M_START low will end the SPI transaction by setting the chip select high.

To write multiple bytes of data in one SPI transaction repeat step 2 for each byte. As an example, the following sequence will write a 16-bit value to a specified address in the SPI Flash to be used as a version identifier for an ASP program.

```
void I²C_WriteFlash(uint32_t addr, uint16_t data)
{
  I²C_WriteReg(149, 0x19);        // Start SPI
  I²C_WriteReg(150, 0x06);        // Write Enable Command
  I²C_WriteReg(149, 0x18);        // End SPI

  I²C_WriteReg(149, 0x19);        // Start SPI
  I²C_WriteReg(150, 0x02);        // Page Program Command

  I²C_WriteReg(150, addr >> 16);  // 24-bit Address
  I²C_WriteReg(150, addr >> 8);
  I²C_WriteReg(150, addr);

  I²C_WriteReg(150, data >> 8);   // 16-bit Data
  I²C_WriteReg(150, data);

  I²C_WriteReg(149, 0x18);        // End SPI
}
```

SPI Read

The data byte received on the SPI master interface is stored in Register 255 SPI_MASTER_DATA_IN. The last byte of data stored can be read back at any time with a read-register command. Sequential SPI reads can be efficiently performed by automatically triggering after each read-register command while the Register 149 [1] SPI_M_SEND_BYTE bit remains low. In this configuration when Register 255 is readback the data currently in it will be transmitted on the I²C or SPI slave interfaces and immediately after the read-register command finishes the SPI master interface will automatically trigger another sequence of 8 bits to load in the next byte of data. During a read-register command whatever data is already stored in Register 150 SPI_MASTER_DATA_OUT will be output again for each read-register command on Register 255.

The following example sequence reads a 16-bit value from a specified address in an SPI Flash.

```
uint16_t I²C_ReadFlash(uint32_t addr)
{
  I²C_WriteReg(149, 0x19);        // Start SPI
  I²C_WriteReg(150, 0x03);        // Read Data Command

  I²C_WriteReg(150, addr >> 16);  // 24-bit Address
  I²C_WriteReg(150, addr >> 8);
  I²C_WriteReg(150, addr);

  I²C_WriteReg(150, 0x00);       // Dummy data to load in first byte from SPI Flash
  uint8_t x1 = I²C_ReadReg(255); // Reads first byte from ES98x3QPRO and then loads second byte form SPI Flash
  I²C_WriteReg(149, 0x18);       // End SPI
  uint8_t x2 = I²C_ReadReg(255); // Reads second byte from ES98x3QPRO

  return (x1 << 8 | x2);         // Return 16-bit data
}
```

SPI Simultaneous Read and Write

In the default automatic mode, it is not possible to write new data while the data is being read back on the I²C or SPI slave interfaces. This is not an issue with the SPI flash chips which the SPI master interface is intended to be used with. However, there is way to sequence the commands to be able to both read and write data at the same time without the automatic sequencing:

1. While the SPI master is not currently active, load the first byte of data into Register 150
2. Enable the SPI output with Register 149 and set bit [1] high to begin the SPI transaction and output the first byte of data
3. While Register 149 [1] remains high, the first data byte received can be readback (Register 255) without automatically triggering another byte sequence
4. The second byte of data to be transmitted can then be loaded into Register 150, again without automatically triggering a byte sequence.
5. Then Register 149 [1] must be set low and back high again to trigger the next SPI sequence. The sequence will immediately follow the write-register command setting that bit high.
6. Afterwards the data received can be readback from Register 255 and the next byte loaded into Register 150 again.
7. To end the SPI transaction set Register 149 [0] low and the chip select will immediately be set high.

As long as Register 149 [1] is high, data can be written and read from the SPI master interface without automatically trigger the SPI master output. Any time the bit is set high the SPI master interface will output the data currently in Register 150 and replace the data in readback Register 255. This process to manually read and write takes four read/write register commands for each byte of data to be transmitted on the SPI master interface.

```
I²C_WriteReg(150, 0x03); // Load first data byte
I²C_WriteReg(149, 0x1B); // Start SPI
I²C_ReadReg(255);        // Read first data byte

I²C_WriteReg(150, 0x12); // Load second data byte
I²C_WriteReg(149, 0x19); // Toggle Send Byte bit
I²C_WriteReg(149, 0x1B);
I²C_ReadReg(255);        // Read second data byte

I²C_WriteReg(149, 0x18); // End SPI
```

SPI Serial Flash Control & Shift Register Control

The ES9843PRO's SPI Master Interface can interact with a multitude of SPI Devices such as Serial Flash Controls and Shift Registers.

SPI Serial Flash can be used to store the programmable instructions and coefficients for the ASP2. The programming will change depending on the specific architecture of the SPI flash and the MCU used to send the instructions. For an application note on the ASP2, please ask your FAE or Distributor for availability.

The SPI Master Interface can also be used to interact with shift registers, effectively adding a serial to parallel converter to the ES9843PRO.

For more information on the SPI Master Interface and its application please ask your FAE or Distributor for the Application Note.



Figure 13 - Example SPI Flash Schematic



Figure 14 - Example SPI Shift Register Schematic

Digital Signal Path



Figure 15 - Digital Signal Path

DC Block

The integrated DC Blocking filter exhibits a high cutoff frequency (-3dB @ 0.25Hz).

DC Blocking Registers

- Register 75-76[12] DC_BLOCK_EN_CH1
- Register 75-76[13] DC_BLOCK_EN_CH2
- Register 75-76[14] DC_BLOCK_EN_CH3
- Register 75-76[15] DC_BLOCK_EN_CH4

ASP2 (Audio Signal Processor)

The ES9843PRO SMART DAC incorporates a 2nd generation ESS Audio Signal Processor (ASP2) that allows customers to integrate their preferred audio algorithms by using ESS' proprietary SABRE Intelligence Studio (SI Studio) graphical software tool. In addition, a 2-channel input is available to mix a secondary stereo source such as a microphone monitor into ASP2.

The ES9843PRO ASP2 is a very versatile Audio Signal Processor that can allow up to 512 instructions per sample depending on sample rate. It has a 32-bit internal data path with real-time operation. The ASP2 can be programmed using the slave I²C, slave SPI interfaces or with the SPI master interface with an optional external SPI Flash memory for very fast program loading and for storing multiple configuration programs.

For example, integration of multi-band PEQs, MIXERs, Audio Expansion and Compression, stereo widening, specialty filters such RIAA pre-emphasis and cross-over filters, DRC, AGL, etc.



Figure 16 - Top Level View of ES9843PRO ASP2

The ASP2 can be programmed to represent (among others):

- High-efficiency IIR/Biquad filters
- Mixers
- Parametric Equalizers (PEQ), including 25 band PEQs
- Multi-band Dynamic Range Compression (DRC) operations
- Automatic Gain Limiters (AGL)
- Specialty filters including Crossovers & RIAA Equalization pre-emphasis filters
- Stereo Widening
- Audio Expansion and Compression

The integration of the ASP2 into the datapath alleviates processing requirements on the system processor and helps simplify system design.

The ES9843PRO can be programmed using ESS' proprietary SABRE Intelligence Studio (SI Studio) graphical software tool. For more information on the ASP2 or SI Studio tool, please contact your local ESS FAE or distributor for availability.

Peak Detect

If the peak level of the ES9843PRO input rises above the programmed PEAK_THRESH_CHx value, the corresponding peak flag will be set. The level will decay at a rate based off the value of PEAK_DECAY_RATE. The peak detection can be toggled on or off using the PEAK_DETECT_EN_CHx registers. The peak can be read from the PEAK CHx READ registers and a flag will be set on the PEAK_FLAG_CHx registers. Normal flag registers will unset the flag once it is no longer asserted except the PEAK_FLAG_LAT_CHx registers which will stay set until it is cleared with CLEAR_PEAK_DET_CHx.

GPIO pins can be configured to output the state of any latched peak flags if MASK_PEAK_DET_CHx is set for the corresponding channel.

Peak Enable Registers

- Register 98[3:0] PEAK_DETECT_EN_CHx

Peak Decay Rate and Threshold Registers

- Register 99[4:0] PEAK_DECAY_RATE
- Register 100-103[7:0] PEAK_THRESH_CH1
- Register 100-103[15:8] PEAK_THRESH_CH2
- Register 100-103[23:16] PEAK_THRESH_CH3
- Register 100-103[31:24] PEAK_THRESH_CH4

Peak Flag GPIO Registers

- Register 32[3:0] MASK_PEAK_DET_CHx

Peak Flag and Read Registers

- Register 236-237 PEAK CH1 READ
- Register 238-239 PEAK CH2 READ
- Register 240-241 PEAK CH3 READ
- Register 242-243 PEAK CH4 READ
- Register 235[7:4] PEAK_FLAG_CHx
- Register 235[3:0] PEAK_FLAG_LAT_CHx
- Register 33[3:0] CLEAR_PEAK_DET_CHx

$$N(t) = N_0 exp\left(\frac{-MCLK\_24M * t}{2^{decay\_rate+9}}\right)$$

$$N(t) = N_0 - \frac{20 * MCLK\_24M * t}{ln(10) * 2^{decay\_rate+9}}[dB]$$

$$\frac{dN}{dt} = -\frac{N * MCLK\_24M}{2^{decay\_rate+9}}[1/s]$$

N_0: Initial Level
N(t): Level
decay_rate = Reg 99[4:0]PEAK_DECAY_RATE
MCLK_24M = 22.5792/24.576MHz
(Reg 5[4] MCLK_24M_DIV2 must be set if using a 45.1584/49.152MHzMCLK)

Volume Control

The Volume Control is intended for use during audio playback. Each channel can be digitally attenuated from +0dB to -127dB in 0.5dB steps. When a new volume level is set, the attenuation circuit will ramp softly to the new level at a rate specified in the VOLUME UP RAMP RATE and VOLUME DOWN RAMP RATE registers. To mute a channel, set the respective VOLUME CHx to 8'hFF.

The ES9843PRO also features the ability to invert the volume control phase as well as control all channel volumes with the CH1 volume control.

Volume Control Registers

- Register 81-84 VOLUME CHx
- Register 88 VOLUME UP RAMP RATE
- Register 89 VOLUME DOWN RAMP RATE
- Register 87[3:0] VOL_PHASE_INV_CHx
- Register 85-86[15] MONO_VOLUME

Gain Control

The ES9843PRO has a digital pre-gain of up to +42dB in 6 dB (+6, +12, +18, +24, +30, +36, +42) steps.

Gain Registers

- Register 86-85 DIGITAL GAIN

The digital pre-gain and volume control can be used together for finer resolution. The figure below shows the available ranges:



Figure 17 - ES9843PRO Volume and Gain Range

8x FIR Filter

Selection of the 8x interpolation filter is chosen from 8 pre-programmed filters. The 2x and 4x filter can be bypassed individually or together. For more information on filters see the Pre-Programmed Digital Filters section.

8x FIR Registers

- Register 74[7:5] FILTER_SHAPE
- Register 74[4] BYPASS_FIR2X
- Register 74[3] BYPASS_FIR4X

IIR Filter

The IIR filter can be bypassed using Register 74[2:0] BYPASS_IIR

GPIO Configuration

GPIO_CONFIG	Function	I/O Direction
0	Analog Outputs Off	Shutdown
1	Output 1'b0	Output
2	OR of Status Bits	Output
3	Clock Valid	Output
4	S/PDIF Stream	Output
5	PWM1	Output
6	PWM2	Output
7	PWM3	Output
8	MCLK_24M	Output
9	MCLK_128FS	Output
10	Reserved	-
11	Reserved	-
12	CH1 Detection Flag	Output
13	CH2 Detection Flag	Output
14	CH3 Detection Flag	Output
15	CH4 Detection Flag	Output

Table 20 - GPIO Configuration

Analog Outputs Off

The GPIO is shutdown and has no functionality.

Output 1'b0

Outputs a constant 1'b0.

To output a constant 1'b1, set the respective GPIOx_INV to invert the signal.

OR of Status Bits

Outputs a bitwise OR of all masked status bits.

Relevant Registers:

- Register 32[7:4] MASK_ADC_OVERLOAD_CHx
- Register 32[3:0] MASK_PEAK_DET_CHx
- Register 33[7:4] CLEAR_ADC_OVERLOAD_CHx
- Register 33[3:0] CLEAR_PEAK_DET_CHx

Clock Valid

Outputs HIGH if a MCLK source is detected. Outputs LOW when clock is removed or not present.

Relevant Registers:

- Register 7[0] EN_CLK_DET must be asserted for the clock valid flag to operate.

S/PDIF Stream

Outputs the S/PDIF stream from the S/PDIF encoder

PWM Signal

Outputs a configurable PWM signal. The frequency and duty cycle of the PWM signal can be calculated with the following equations:

$$frequency\ [Hz] = \frac{MCLK}{PWMx\_FREQ + 1}$$

$$Duty\ Cycle\ [\%] = \left(\frac{PWMx\_COUNT}{PWMx\_FREQ + 1}\right) \times 100$$

Relevant Registers:

- Registers 64, 67, 70 PWMx_COUNT
- Register 65-66, 68-69, 71-72 PWMx_FREQUENCY

MCLK_24M

Outputs a buffered copy of MCLK_24M clock.

Requires any of Register 0[3:0] ENABLE_ADC_CHx, or Register 3[0] ENABLE_PDM_DECODE, to enable the clock output.

MCLK_128FS

Outputs a buffered copy of MCLK_128FS clock.

Requires any of Register 0[3:0] ENABLE_ADC_CHx, or Register 3[0] ENABLE_PDM_DECODE, to enable the clock output.

CHx Detection Flags

Outputs a detection flag for a specific channel, either the Peak Detector or ADC Overload flags can be output. The live or latched version of the flags can be output. By default, the latched peak detect flag is output.

Relevant Registers:

- Register 63[7:4] LIVE_DETECT_CHx
- Register 63[3:0] DETECT_FLAG_SEL_CHx

Pre-Programmed Digital Filters

The ES9843PRO has 8 pre-programmed digital filters. The latency for each filter reduces (scales) with increasing sample rates. (See Register 74[7:5] FIR_FILTER_SHAPE for configuration)

#	Filter	Description
1	Minimum Phase (default)	Version 2 of minimum phase fast roll-off (#6) with less ripple and more image rejection
2	Linear Phase Apodizing Fast Roll-Off	Full image rejection by FS/2 to avoid any aliasing, with smooth roll-off starting before 20k.
3	Linear Phase Fast Roll-Off	Sabre legacy filter, optimized for image rejection @ 0.55FS
4	Linear Phase Fast Roll-Off Low-Ripple	Sabre legacy filter, optimized for in-band ripple
5	Linear Phase Slow Roll-Off	Sabre legacy filter, optimized for lower latency, but symmetric impulse response
6	Minimum Phase Fast Roll-Off	Low latency, minimal pre ringing and low passband ripple, image rejection @ 0.55FS
7	Minimum Phase Slow Roll-Off	Lowest latency at the cost of image rejection
8	Minimum Phase Slow Roll-Off Low Dispersion	Provides a nice balance of the low latency of minimum phase filters and the low dispersion of linear phase filters. Minimal pre-ringing is added to achieve the low dispersion in the audio band.

Table 21 - Pre-Programmed Digital Filter Descriptions

Note: Minimum phase filters are asymmetric filters that work to minimize the pre-echo of the filter, while still maintaining an excellent frequency response and they peak earlier than linear phase filters, resulting in a lower group delay. Minimum phase filters usually feature zero cycles of pre-echo, which can result in improved audio quality.

PCM Filter Latency

The following table shows the simulated latency of each filter at multiple sampling rates. The filter latency is measured from the time an external impulse is presented on the ADC input pins (IN_Px/IN_Nx) to the start of the corresponding WS frame on the DATA1 pin.

Filter Shape \ Frequency [kHz]	44.1 / 48	88.2 / 96	176.4 / 192	352.8 / 384
Minimum Phase (default)	4.25 / FS	4.42 / FS	4.72 / FS	5.31 / FS
Linear Phase Apodizing Fast Roll-Off	34.12 / FS	34.30 / FS	34.59 / FS	35.19 / FS
Linear Phase Fast Roll-Off	34.25 / FS	34.42 / FS	34.72 / FS	35.31 / FS
Linear Phase Fast Roll-Off Low-Ripple	33.88 / FS	34.05 / FS	34.34 / FS	34.94 / FS
Linear Phase Slow Roll-Off	6.88 / FS	7.05 / FS	7.47 / FS	7.94 / FS
Minimum Phase Fast Roll-Off	4.38 / FS	4.55 / FS	4.84 / FS	5.44 / FS
Minimum Phase Slow Roll-Off	3.25 / FS	3.42 / FS	3.72 / FS	4.31 / FS
Minimum Phase Slow Roll-Off Low Dispersion	13.12 / FS	13.30 / FS	13.47 / FS	14.19 / FS

Table 22 - PCM Filter Latency

PCM Filter Properties

Minimum Phase					
Parameter	**Conditions**	**MIN**	**TYP**	**MAX**	**UNIT**
Pass band				0.46 FS	Hz
Stop band	-100.4 dB	0.55 FS			Hz
Group Delay		2.90/FS		9.23/FS	s
Flatness (ripple)	0.003				dB

Linear Phase Apodizing					
Parameter	**Conditions**	**MIN**	**TYP**	**MAX**	**UNIT**
Pass band				0.41 FS	Hz
Stop band	-108.2 dB	0.50 FS			Hz
Group Delay			33.25/FS		s
Flatness (ripple)	0.0033				dB

Linear Phase Fast Roll-Off					
Parameter	**Conditions**	**MIN**	**TYP**	**MAX**	**UNIT**
Pass band				0.46 FS	Hz
Stop band	-115.5 dB	0.55 FS			Hz
Group Delay			33.38/FS		s
Flatness (ripple)	0.0038				dB

Linear Phase Fast Roll-Off Low Ripple					
Parameter	**Conditions**	**MIN**	**TYP**	**MAX**	**UNIT**
Pass band				0.46 FS	Hz
Stop band	-82.47 dB	0.55 FS			Hz
Group Delay			33.00/FS		s
Flatness (ripple)	0.0021				dB

Linear Phase Slow Roll-Off					
Parameter	**Conditions**	**MIN**	**TYP**	**MAX**	**UNIT**
Pass band	-3 dB			0.46 FS	Hz
Stop band	-85.04 dB	0.75 FS			Hz
Group Delay			6.05/FS		s
Flatness (ripple)					dB

Minimum Phase Fast Roll-Off					
Parameter	**Conditions**	**MIN**	**TYP**	**MAX**	**UNIT**
Pass band				0.46 FS	Hz
Stop band	-101.2 dB	0.55 FS			Hz
Group Delay		2.95/FS		9.42/FS	s
Flatness (ripple)	0.0047				dB

Minimum Phase Slow Roll-Off					
Parameter	**Conditions**	**MIN**	**TYP**	**MAX**	**UNIT**
Pass band	-3 dB			0.43 FS	Hz
Stop band	-90.34 dB	0.80 FS			Hz
Group Delay		2.03/FS		3.51/FS	s
Flatness (ripple)					dB

Minimum Phase Slow Roll-Off Low Dispersion					
Parameter	**Conditions**	**MIN**	**TYP**	**MAX**	**UNIT**
Pass band	-3 dB			0.43 FS	Hz
Stop band	-90.34 dB	0.80 FS			Hz
Group Delay		12.16/FS		12.43/FS	s
Flatness (ripple)					dB

Table 23 - PCM Filter Properties

PCM Filter Frequency Response

The following frequency responses were obtained from software simulations of these filters. Simulation sample rate is 44.1kHz.

Filter	Frequency Response
Minimum Phase	
Linear Phase Apodizing	

Linear Phase Fast Roll-Off	
Linear Phase Fast Roll-Off Low Ripple	

Linear Phase Slow Roll-Off	
Minimum Phase Fast Roll-Off	

Minimum Phase Slow Roll-Off	
Minimum Phase Slow Roll-Off Low Dispersion	

Table 24 - PCM Filter Frequency Response

PCM Filter Impulse Response

The following impulse responses were obtained from software simulations of these filters. They show the decimation path prior to down-sampling to 1FS and are scaled accordingly. The extra sample delay to get the data encoded accounts for external processing time to serialize data stream.

Filter	Impulse Response
Minimum Phase	
Linear Phase Apodizing	

Linear Phase Fast Roll-Off	
Linear Phase Fast Roll-Off Low Ripple	

Linear Phase Slow Roll-Off	
Minimum Phase Fast Roll-Off	

Minimum Phase Slow Roll-Off	
Minimum Phase Slow Roll-Off Low Dispersion	

Table 25 - PCM Filter Impulse Response

64FS Mode

When the MCLK/FS ratio is required to be 64, it is necessary for the ES9843PRO to be in 64FS mode. 64FS Mode can be enabled by setting:

Software Register

- Register 1[2] ENABLE_64FS_MODE = 1'b1
  - Manually enables 64FS mode
  - Should be used with high sample rates like 705.6kHz & 768kHz
- Register 1[0] AUTO_FS_DETECT = 1'b1
  - Sets the MCLK_128FS divider according the MCLK/FS ratio
  - Automatically enables 64FS mode when MCLK/MCLK_128FS ratio is 64
- 64FS mode can be blocked when AUTO_FS_DETECT is enabled by setting:
  - Register 1[1] AUTO_FS_DETECT_BLOCK_64FS = 1'b1

Minimum Phase 64FS Mode Latency

The following table shows the simulated latency at 705.6kHz sampling rate and is very similar at 768kHz. Measurements were taken from the external impulse response prior to being down sampled to 1FS. The extra sample delay to get the data encoded accounts for external processing time to serialize the data stream. Latency delay will reduce (scale) with sampling rate.

Digital Filter	Delay
Minimum Phase Double Rate	3.5 / FS

Table 26 - Minimum Phase 64FS Latency

Minimum Phase 64FS Properties

Minimum Phase 64FS Mode					
Parameter	**Conditions**	**MIN**	**TYP**	**MAX**	**UNIT**
Pass band	-3 dB			0.44 FS	Hz
Stop band	-68.36 dB	0.68 FS			Hz
Group Delay		1.43/FS		3.45/FS	s
Flatness (ripple)					dB

Table 27 - Minimum Phase 64FS Properties

Minimum Phase 64FS Frequency Response

This filter gets selected automatically when MCLK/FS = 64. The following frequency response was obtained from software simulations with a sample rate of 705.6kHz



Figure 18 - Minimum Phase 64FS Frequency Response

Minimum Phase 64FS Impulse Response

The following impulse responses were obtained from software simulations of these filters. They show the decimation path prior to down-sampling to 1FS and are scaled accordingly. The extra sample delay to get the data encoded accounts for external processing time to serialize data stream.



Figure 19 - Minimum Phase 64FS Impulse Response

TDM Encoder Daisy Chain

The ES9843PROs TDM Encoder supports connecting multiple devices together in a daisy chain configuration. This allows the digital output from one chip to be input to the next, with the last chip on the chain outputting the final data on the serial line.

To enable the TDM Encoders Daisy Chain, set TDM_ENC_DAISY_CHAIN to 1'b1. This will configure DATA2 to as the output and DATA3 as its input. The output pin can be configured with TDM_DAISY_LINE_SEL. The TDM ENC CHx SLOT CONFIG registers must be set to match the selected output pin and required TDM slots. The figure below shows how several ES9843PROs can be combined in daisy chain mode.



Figure 20 - Example Connection for TDM Encoder Daisy Chain Mode

Note: The input to the first ES9843PRO (DATA3) must be grounded.

TDM Encoder Daisy Chain Registers:

- Register 9[4:0] TDM_CH_NUM
- Register 15[7] TDM_ENC_DAISY_CHAIN
- Register 15[5] TDM_DAISY_LINE_SEL
- Register 15[4:0] TDM_ENC_DATA_LATCH_ADJ

Clock Distribution

The ES9843PRO includes features for selection and manipulating the input clock source.

The minimum MCLK frequency is 22.579MHz.



Figure 21 - Clock Distribution

The following list shows the various clocks of the ES9843PRO and the associated registers for configuration.

ADC_CLK

ADC_CLK must be maintained to be between 22.5893MHz & 24.576MHz

- Register 5[4] MCLK_24M_DIV2

MCLK

- Register 0[4] SEL_MCLK_SRC

MCLK_ASP

- Register 107[0] ASP_CORE_EN

MCLK_24M (Back-End Decimation Path)

MCLK_24M is equal to ADC_CLK.

- Register 5[4] MCLK_24M_DIV2
- Register 0[3:0] ENABLE_ADC_CHx

MCLK_128FS (Front-End Decimation Path)

- Register 4[5:0] MCLK_128FS_DIV
- Register 4[6] MCLK_128FS_HALF_DIV
- Register 0[3:0] ENABLE_ADC_CHx

Master DCLK & WS Generation

- Register 8[1] DSD_MASTER_MODE_EN
- Register 8[0] PCM_MASTER_MODE_EN
- Register 6[7:0] MASTER_DCLK_DIV

TDM Encoder/Decoder

- Register 2[0] ENABLE_TDM_ENCODE
- Register 3[0] ENABLE_TDM_ENCODE

DSD Encoder

- Register 2[2] ENABLE_DSD_ENCODE

PDM Encoder/Decoder

- Register 3[0] ENABLE_PDM_MIC_DECODE
- Register 2[3] ENABLE_PDM_ENCODE

SPDIF Encoder

- Register 2[4] ENABLE_SPDIF_ENCODE

DOP Encoder

- Register 2[1] ENABLE_DOP_ENCODE

RAW Encoder

- Register 2[5] ENABLE_RAW_DATA_ENCODE

THD Compensation

The ES9843PRO has built-in THD compensation to add or correct second and third harmonics that may be present on the output signal. The compensation is controlled in channel pairs, through 4 individual 16-bit coefficients located in Registers 90-97.

The following equation displays how the second and third harmonics are affected by the C2 and C3 values:

$$output = x + c2 * x^2 + c3 * x^3$$

THD Compensation Coefficient Registers

- Registers 90-91: THD COMP C2 CH1/2
- Registers 92-93: THD COMP C3 CH1/2
- Registers 94-95: THD COMP C2 CH3/4
- Registers 96-97: THD COMP C3 CH3/4

Channel Summing

The ES9843PRO can optionally perform channel summing if 4 individual channels are not required. The ES9843PRO can be used in 2-channel (stereo) mode, or 1-channel (mono) modes.

In these cases, the input signal is still required to be connected physically to all input pins and is internally summed before the data path.

2 channel mode

- Registers 1[5]: STEREO MODE – Sums CH1+CH3 into CH1, and CH2+CH4 into CH2.

1 channel mode

- Registers 1[4]: MONO MODE – Sums CH1, CH2, CH3 and CH4 together.

Switching Characteristics

Parameter	Notes	Min.	Typ.	Max.	Unit
MCLK[1]					
Frequency		22.5792	-	49.152	MHz
Duty Cycle		45	-	55	%
PCM Mode[2]					
WS Frequency[3] (Word Select Clock)		MCLK/1024	-	MCLK/128	kHz
BCLK Frequency (Bit Clock)		(16*2*WS)	TDM_WORD_WIDTH)* (TDM_CH_NUM+1)*WS	MCLK	MHz
WS Frequency (Word Select Clock)	64FS Mode[4]	352.8	MCLK/64	768	kHz
BCLK Frequency (Bit Clock)		22.5792	MCLK	49.152	MHz
TDM Mode					
WS Frequency (Word Select Clock)	TDM4	MCLK/1024	-	MCLK/128	kHz
	TDM8		-	MCLK/256	kHz
	TDM16		-	MCLK/512	kHz
	TDM32		-	MCLK/1024	kHz
BCLK Frequency (Bit Clock)		(16*2*WS)	(TDM_WORD_WIDTH)* (TDM_CH_NUM+1)*WS	MCLK	MHz
DSD Mode					
DSD Clock Frequency		2.8224	-	MCLK/2	MHz

Table 28 - Switching Characteristics

[1] MCLK must be synchronous to the digital audio clock.
[2] In Hardware Mode, only 32-bit word widths are supported for both PCM, 32-bit and 16-bit for TDM.
[3] The sample rate of 256kHz at 49MHz MCLK is unsupported.
[4] 64FS mode is for 705.6/768kHz with 45.1584/49.152MHz or 352.8/384kHz with 22.5792/24.576MHz.

Timing Characteristics

Bit-Clock (BCLK) and Word-Select (WS) Timing

Master Mode

For maximum flexibility the Master BCK and WS generated can be inverted with Register 8[3] MASTER_WS_INVERT and Register 8[2] MASTER_BCK_INVERT respectively.



Figure 22 - Master Mode TDM Timing Diagram

Parameter	Symbol	Min.	Typ.	Max.	Unit
MCLK-to-BCK output delay	$t_{D;MB}$	5.57	-	9.91	ns
BCK-to-WS output delay	$t_{D;BWS}$	-0.11	-	0.01	ns
BCK-to-DATAx output delay	$t_{D;BSD}$	4.05	-	8.04	ns

Table 29 - Master Mode TDM Interface Timings

Slave Mode

In this diagram SD_O is the output data lines from the PCM/TDM Encoder and SD_I is the input data for TDM Daisy Chain and the PCM/TDM Decoder. The setup and hold times for SD_I and WS are equivalent.

For maximum flexibility the input Slave BCK can be inverted with Register 8[7] SLAVE_BCK_INVERT respectively.



Figure 23 - Slave Mode TDM Timing Diagram

Parameter	Symbol	Min.	Typ.	Max.	Unit
BCK-to-WS setup time	$t_{SU;BSD}$	0	-	-	ns
BCK-to-WS hold time	$t_{HD;BSD}$	3	-	-	ns
BCK-to-DATAx output delay	$t_{D;BSD}$	4.05	-	8.04	ns

Table 30 - Slave Mode TDM Interface Timings

I²C Slave Interface Timing



Figure 24 - I²C Slave Control Interface Timing

Parameter	Symbol	CLK Constraint	Standard-Mode		Fast-Mode		Unit
			MIN	MAX	MIN	MAX	
SCL Clock Frequency	f_{SCL}	< CLK/20	0	100	0	400	kHz
START condition hold time	$t_{HD;STA}$		4.0	-	0.6	-	µs
LOW period of SCL	t_{LOW}	>10/CLK	4.7	-	1.3	-	µs
HIGH period of SCL (>10/CLK)	t_{HIGH}	>10/CLK	4.0	-	0.6	-	µs
START condition setup time (repeat)	$t_{SU;STA}$		4.7	-	0.6	-	µs
SDA hold time from SCL falling - All except NACK read - NACK read only	$t_{HD;DAT}$		 0 2/CLK	-	 0 2/CLK	-	 µs s
SDA setup time from SCL rising	$t_{SU;DAT}$		250	-	100	-	ns
Rise time of SDA and SCL	t_r		-	1000	-	300	ns
Fall time of SDA and SCL	t_f		-	300	-	300	ns
STOP condition setup time	$t_{SU;STO}$		4	-	0.6	-	µs
Bus free time between transmissions	t_{BUF}		4.7	-	1.3	-	µs
Capacitive load for each bus line	C_b		-	400	-	400	pF

Table 31 - I²C Slave/Synchronous Slave Interface Timing Definitions

SPI Slave Interface Timing



Figure 25 - SPI Slave Interface Timing

Parameter	Symbol	Min [ns]	Max [ns]
CS Lead Time (SCLK rising edge)	t_{LEAD}	2	-
CS Trail Time (SCLK falling edge)	t_{TRAIL}	2	-
MOSI Data Setup Time	t_{SETUP_MOSI}	5	-
MOSI Data Hold Time	t_{HOLD_MOSI}	7	-
SCLK-MISO Delay Time	t_{DELAY_MISO}	-	12
SCLK Period	t_{P_SCLK}	40	-
SCLK High Pulse Duration	t_{H_SCLK}	8	-
SCLK Low Pulse Duration	t_{L_SCLK}	8	-
Sequential Transfer Delay	t_{DSEQ}	40	-

Table 32 - SPI Slave Interface Timing

Absolute Maximum Ratings

PARAMETER	RATING
Positive Supply Voltage • AVCC_3V3 • AVDD • AVCC_R • AVCC_L • DVDD	 • +3.7V with respect to ground • +3.7V with respect to ground • +4.75V with respect to ground • +4.75V with respect to ground • +1.4V with respect to ground
Storage Temperature	-65ºC to +150ºC
Operating Junction Temperature	+125ºC
Voltage Range for Digital Input Pins	-0.3V to AVDD (nom) +0.3V
Maximum/Minimum Input Voltage on IN_P IN_M pins	+6V to -0.4V

Table 33 - Absolute Maximum Ratings

WARNING: Stresses beyond those listed under here may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied.

ESD Ratings

ESD Standard	Rating
Human Body Model (HBM), ANSI/ESDA/JEDEC JS-001	2kV
Charge Device Model (CDM), ANSI/ESDA/JEDEC JS-002	500V

Table 34 - ESD Ratings

WARNING: Electrostatic Discharge (ESD) can damage this device. Proper procedures must be followed to avoid ESD when handling this device.

IO Electrical Characteristics

PARAMETER	SYMBOL	MINIMUM	MAXIMUM	UNIT
High-level input voltage	VIH	(AVDD / 2) + 0.2		V
Low-level input voltage	VIL		1.61	V
High-level output voltage	VOH	AVDD – 0.2		V
Low-level output voltage	VOL		0.2	V

Table 35 - I/O Electrical Characteristics

Recommended Operating Conditions

PARAMETER	SYMBOL	CONDITIONS
Operating Temperature	T_A	-20°C to +85°C
AVCC_3V3		+3.3V ±5%
AVDD		+3.3V ±5%
AVCC_R		+4.5V
AVCC_L		+4.5V
DVDD		Internal (+1.2V)

Table 36 - Recommended Operating Conditions

Recommended Power Up/Down Sequence

The recommended power up sequence for the ES9843PRO is shown in the figure below. There is a delay between enabling the ADCs and valid data output given by the below equation for t_{data_out}.



Figure 26 - Recommended Power Up Sequence

$$t_{data\_out} = \left(1 + \frac{100000}{2^{\sim MCLK\_24M\_DIV2}}\right) * \left(\frac{1}{MCLK}\right)$$

The recommended power down sequence for the ES9843PRO is shown in the figure below.



Figure 27 - Recommended Power Down Sequence

Power Consumption

Test Conditions (unless otherwise noted)
T_A = 25ºC, AVCC_L = AVCC_R = +4.5V, AVCC_3V3 = AVDD = +3.3V, 1kHz sine wave signal.
AVDD supply includes DVDD current. Power consumption could be decreased by supplying an external 1.2V.

Parameter	Min	Typ.	Max	Unit
Standby (CHIP_EN=0)				
AVCC_L, AVCC_R		0.5		µA
AVCC_3V3		0.11		µA
AVDD		0.06		µA
Total Power Consumption		**<1**		**µW**
MCLK = 49.152MHz				
48kHz 2ch Slave PCM				
AVCC_L, AVCC_R		39		mA
AVCC_3V3		4.5		mA
AVDD		21.5		mA
Total Power Consumption		**262**		**mW**
384kHz 2ch Slave PCM				
AVCC_L, AVCC_R		39		mA
AVCC_3V3		4.5		mA
AVDD		50.6		mA
Total Power Consumption		**358**		**mW**
MCLK = 24.576MHz				
192kHz 2ch Slave PCM				
AVCC_L, AVCC_R		38		mA
AVCC_3V3		4.5		mA
AVDD		20.5		mA
Total Power Consumption		**254**		**mW**
384kHz 2ch Slave PCM				
AVCC_L, AVCC_R		38		mA
AVCC_3V3		4.5		mA
AVDD		36.5		mA
Total Power Consumption		**307**		**mW**

Table 37 - Power Consumption

Performance

Test Conditions (unless otherwise note
T_A = 25ºC, AVCC_L = AVCC_R = +4.5V, AVCC_3V3 = AVDD = +3.3V, fs = 48kHz, MCLK = 49.152MHz, PCM output.

Parameter			Min	Typ	Max	Unit
Dynamic Performance						
Resolution				32		Bit
Fs = 48kHz, BW = 20Hz-20kHz						
THD+N Ratio @ 1kHz, -1dBr input	4 ch mode	-1dBFS		-116		dB
	2 ch mode			-117		dB
Fs = 96kHz, BW = 20Hz-40kHz						
THD+N Ratio @ 1kHz, -1dBr input	4 ch mode	-1dBFS		-114		dB
	2 ch mode			-115		dB
Fs = 192kHz, BW = 20Hz-80kHz						
THD+N Ratio @ 1kHz, -1dBr input	4 ch mode	-1dBFS		-112		dB
	2 ch mode			-113		dB
BW = 20Hz-20kHz						
DNR A-weighted at 1kHz, -60dBr input	4ch mode	-60dBFS		+125		dB
	2ch mode			+128		dB
Analog Input						
Full Scale Input Voltage (differential between INMx and INPx)	Differentially between INMx and INPx			AVCC_L/√2 AVCC_R/√2		Vrms
Input DC Common Mode				AVCC_L/2 AVCC_R/2		Vdc
Input Impedance	Per Input Pin			500±15%		Ω

Table 38 - Performance

Register Overview

A system clock is not required to access registers.

Read/Write Register Addresses

Registers 0-150 (0x00 - 0x96) are read and write registers.

Read-Only Register Addresses

Register 224-255 (0xE0 - 0xFF) are read only registers.

Multi-Byte Registers

Multi-Byte registers must be written from LSB to MSB. Data is latched when MSB is written.
Multi-Byte registers must be read from LSB to MSB. Data is latched when LSB is read.
MSB is always stored in the highest register address.

Register Map

Addr (Hex)	Addr (Dec)	Register	7	6	5	4	3	2	1	0
0x00	0	SYS CONFIG	SOFT_RESET	RESERVED	EN_MCLK_IN	SEL_MCLK_SRC	ENABLE_ADC_CH4	ENABLE_ADC_CH3	ENABLE_ADC_CH2	ENABLE_ADC_CH1
0x01	1	FS CONFIG	RESERVED		STEREO_MODE	MONO_MODE	RESERVED	ENABLE_64FS_MODE	AUTO_FS_DETECT_BLOCK_64FS	AUTO_FS_DETECT
0x02	2	ENCODER CONFIG	RESERVED		ENABLE_RAW_DATA_ENCODE	ENABLE_SPDIF_ENCODE	ENABLE_PDM_ENCODE	ENABLE_DSD_ENCODE	ENABLE_DOP_ENCODE	ENABLE_TDM_ENCODE
0x03	3	OUTPUT SELECT	RESERVED	OUTPUT_SEL			RESERVED		ENABLE_TDM_DECODE	ENABLE_PDM_MIC_DECODE
0x04	4	FRONT-END CLOCK CONTROL	RESERVED	MCLK_128FS_HALF_DIV	MCLK_128FS_DIV					
0x05	5	BACK-END CLOCK CONTROL	RESERVED			MCLK_24M_DIV2	RESERVED			
0x06	6	MASTER CLK CONFIG	MASTER_DCLK_DIV							
0x07	7	MISC CLOCK CONFIG	RESERVED				ENABLE_WS_MONITOR	ENABLE_BCK_MONITOR	RESERVED	EN_CLK_DET
0x08	8	MASTER MODE CONFIG	SLAVE_BCK_INVERT	RESERVED	MASTER_WS_CLK_PHASE	MASTER_WS_PULSE_MODE	MASTER_WS_INVERT	MASTER_BCK_INVERT	DSD_MASTER_MODE_EN	PCM_MASTER_MODE_EN
0x09	9	TDM CONFIG 1	RESERVED	AUTO_CH_DETECT	RESERVED	TDM_CH_NUM				
0x0A	10	TDM CONFIG 2	RESERVED	NOISE_FLOOR_SHAPE_16BIT	TDM_WORD_WIDTH		TDM_BIT_DEPTH		TDM_VALID_EDGE	TDM_LJ
0x0B	11	TDM ENC CH1 SLOT CONFIG	RESERVED	TDM_ENC_LINE_SEL_CH1	TDM_ENC_SLOT_SEL_CH1					
0x0C	12	TDM ENC CH2 SLOT CONFIG	RESERVED	TDM_ENC_LINE_SEL_CH2	TDM_ENC_SLOT_SEL_CH2					
0x0D	13	TDM ENC CH3 SLOT CONFIG	RESERVED	TDM_ENC_LINE_SEL_CH3	TDM_ENC_SLOT_SEL_CH3					
0x0E	14	TDM ENC CH4 SLOT CONFIG	RESERVED	TDM_ENC_LINE_SEL_CH4	TDM_ENC_SLOT_SEL_CH4					
0x0F	15	TDM ENC DAISY CHAIN	TDM_ENC_DAISY_CHAIN	RESERVED	TDM_DAISY_LINE_SEL	TDM_ENC_DATA_LATCH_ADJ				
0x10	16	TDM DEC CH1 SLOT CONFIG	RESERVED			TDM_DEC_SLOT_SEL_CH1				
0x11	17	TDM DEC CH2 SLOT CONFIG	RESERVED			TDM_DEC_SLOT_SEL_CH2				
0x12	18	TDM DEC CH3 SLOT CONFIG	RESERVED			TDM_DEC_SLOT_SEL_CH3				
0x13	19	TDM DEC CH4 SLOT CONFIG	RESERVED			TDM_DEC_SLOT_SEL_CH4				
0x14	20	DSD MAPPING	DSD_CH_SEL_DATA5		DSD_CH_SEL_DATA4		DSD_CH_SEL_DATA3		DSD_CH_SEL_DATA2	
0x15	21	PDM I/O CONFIG	PDM_MIC_INPUT_SEL_CH34	PDM_MIC_INPUT_SEL_CH12	PDM_MIC_INPUT_SAMPLE_EDGE	PDM_MIC_INPUT_DATA_PHASE	RESERVED	PDM_ENC_SAMPLE_EDGE	PDM_ENC_DATA_PHASE	PDM_ENC_2X_GAIN_EN
0x16	22	PDM CLK DIVIDER	RESERVED	PDM_CLK_DIV						
0x17	23	S/PDIF DATA SELECT	RESERVED						SPDIF_CH_PAIR_SEL	SPDIF_DATA_SOURCE
0x18	24	S/PDIF CS ADDR	SPDIF_CS_WE	RESERVED				SPDIF_CS_BYTE_ADDR		
0x19	25	S/PDIF CS DATA	SPDIF_CS_BYTE_DATA							
0x1A	26	RAW DATA CONFIG	RESERVED		RAW_MIX_EN_CH24	RAW_MIX_EN_CH13	RAW_CH_DIV2_CH24	RAW_CH_DIV2_CH13	RAW_CH_SEL_CH24	RAW_CH_SEL_CH13
0x1B	27	RAW FORMAT CONFIG	RESERVED				RAW_DDR_FRAME_EDGE	RAW_DDR_DATA_PHASE	RAW_DATA_DDR_EN	RAW_GRAY_CODE_EN
0x1C-0x1F	28-31	RESERVED	RESERVED							
0x20	32	STATUS BITS MASK	MASK_ADC_OVERLOAD_CH4	MASK_ADC_OVERLOAD_CH3	MASK_ADC_OVERLOAD_CH2	MASK_ADC_OVERLOAD_CH1	MASK_PEAK_DET_CH4	MASK_PEAK_DET_CH3	MASK_PEAK_DET_CH2	MASK_PEAK_DET_CH1
0x21	33	STATUS BITS CLEAR	CLEAR_ADC_OVERLOAD_CH4	CLEAR_ADC_OVERLOAD_CH3	CLEAR_ADC_OVERLOAD_CH2	CLEAR_ADC_OVERLOAD_CH1	CLEAR_PEAK_DET_CH4	CLEAR_PEAK_DET_CH3	CLEAR_PEAK_DET_CH2	CLEAR_PEAK_DET_CH1
0x22-0x2E	34-46	RESERVED	RESERVED							
0x2F	47	GPIO1/2 CONFIG	GPIO2_CFG				GPIO1_CFG			
0x30	48	GPIO3/4 CONFIG	GPIO4_CFG				GPIO3_CFG			
0x31	49	GPIO5/6 CONFIG	GPIO6_CFG				GPIO5_CFG			
0x32	50	GPIO7/8 CONFIG	GPIO8_CFG				GPIO7_CFG			
0x33	51	GPIO9/10 CONFIG	GPIO10_CFG				GPIO9_CFG			
0x34	52	GPIO11 CONFIG	RESERVED				GPIO11_CFG			
0x35	53	GPIO INPUT ENABLE	GPIO8_SDB	GPIO7_SDB	GPIO6_SDB	GPIO5_SDB	GPIO4_SDB	GPIO3_SDB	GPIO2_SDB	GPIO1_SDB
0x36	54		RESERVED					GPIO11_SDB	GPIO10_SDB	GPIO9_SDB
0x37	55	GPIO OUTPUT ENABLE	GPIO8_OE	GPIO7_OE	GPIO6_OE	GPIO5_OE	GPIO4_OE	GPIO3_OE	GPIO2_OE	GPIO1_OE
0x38	56		RESERVED					GPIO11_OE	GPIO10_OE	GPIO9_OE
0x39	57	GPIO INVERT	GPIO8_INV	GPIO7_INV	GPIO6_INV	GPIO5_INV	GPIO4_INV	GPIO3_INV	GPIO2_INV	GPIO1_INV
0x3A	58		RESERVED					GPIO11_INV	GPIO10_INV	GPIO9_INV
0x3B	59	GPIO WEAK KEEPER	GPIO8_WK_EN	GPIO7_WK_EN	GPIO6_WK_EN	GPIO5_WK_EN	GPIO4_WK_EN	GPIO3_WK_EN	GPIO2_WK_EN	GPIO1_WK_EN
0x3C	60		RESERVED					GPIO11_WK_EN	GPIO10_WK_EN	GPIO9_WK_EN
0x3D	61	GPIO READ	GPIO8_READ	GPIO7_READ	GPIO6_READ	GPIO5_READ	GPIO4_READ	GPIO3_READ	GPIO2_READ	GPIO1_READ
0x3E	62		RESERVED					GPIO11_READ	GPIO10_READ	GPIO9_READ
0x3F	63	DETECTION FLAG CONFIG	LIVE_DETECT_CH4	LIVE_DETECT_CH3	LIVE_DETECT_CH2	LIVE_DETECT_CH1	DETECT_FLAG_SEL_CH4	DETECT_FLAG_SEL_CH3	DETECT_FLAG_SEL_CH2	DETECT_FLAG_SEL_CH1
0x40	64	PWM1 COUNT	PWM1_COUNT							
0x41	65	PWM1 FREQUENCY	PWM1_FREQ							
0x42	66		PWM1_FREQ							
0x43	67	PWM2 COUNT	PWM2_COUNT							
0x44	68	PWM2 FREQUENCY	PWM2_FREQ							
0x45	69		PWM2_FREQ							
0x46	70	PWM3 COUNT	PWM3_COUNT							
0x47	71	PWM3 FREQUENCY	PWM3_FREQ							
0x48	72		PWM3_FREQ							
0x49	73	ADC NEGATION	RESERVED				ADC_NEG_SEL_CH4	ADC_NEG_SEL_CH3	ADC_NEG_SEL_CH2	ADC_NEG_SEL_CH1
0x4A	74	ADC FIR FILTER	FILTER_SHAPE			BYPASS_FIR2X	BYPASS_FIR4X	BYPASS_IIR		
0x4B	75	RESERVED	RESERVED							
0x4C	76	DC BLOCKING	DC_BLOCK_EN_CH4	DC_BLOCK_EN_CH3	DC_BLOCK_EN_CH2	DC_BLOCK_EN_CH1	PROG_FIR_COEFF_WE	PROG_FIR_COEFF_EN	RESERVED	

0x4D	77	PROGRAM RAM ADDRESS	PROG_FIR_COEFF_STAGE	PROG_FIR_COEFF_ADDR					
0x4E	78	PROGRAM RAM DATA	PROG_FIR_COEFF_IN						
0x4F	79		PROG_FIR_COEFF_IN						
0x50	80		PROG_FIR_COEFF_IN						
0x51	81	VOLUME CH1	VOLUME_CH1						
0x52	82	VOLUME CH2	VOLUME_CH2						
0x53	83	VOLUME CH3	VOLUME_CH3						
0x54	84	VOLUME CH4	VOLUME_CH4						
0x55	85	DIGITAL GAIN	RESERVED	DIGITAL_GAIN_CH2			RESERVED	DIGITAL_GAIN_CH1	
0x56	86		MONO_VOLUME	DIGITAL_GAIN_CH4			RESERVED	DIGITAL_GAIN_CH3	
0x57	87	PHASE INVERSION	RESERVED				VOL_PHASE_INV_CH4	VOL_PHASE_INV_CH3	VOL_PHASE_INV_CH2	VOL_PHASE_INV_CH1
0x58	88	VOLUME UP RAMP RATE	VOL_RAMP_RATE_UP						
0x59	89	VOLUME DOWN RAMP RATE	VOL_RAMP_RATE_DOWN						
0x5A	90	THD COMP CH1/2	THD_COMP_C2_CH12						
0x5B	91		THD_COMP_C2_CH12						
0x5C	92		THD_COMP_C3_CH12						
0x5D	93		THD_COMP_C3_CH12						
0x5E	94	THD COMP CH3/4	THD_COMP_C2_CH34						
0x5F	95		THD_COMP_C2_CH34						
0x60	96		THD_COMP_C3_CH34						
0x61	97		THD_COMP_C3_CH34						
0x62	98	PEAK DETECT ENABLE	RESERVED				PEAK_DETECT_EN_CH4	PEAK_DETECT_EN_CH3	PEAK_DETECT_EN_CH2	PEAK_DETECT_EN_CH1
0x63	99	PEAK DETECT CONFIG	RESERVED	LOCK_PEAK_VALUE	RESERVED	PEAK_DECAY_RATE			
0x64	100	PEAK THRESHOLDS	PEAK_THRESH_CH1						
0x65	101		PEAK_THRESH_CH2						
0x66	102		PEAK_THRESH_CH3						
0x67	103		PEAK_THRESH_CH4						
0x68-0x6A	104-106	RESERVED	RESERVED						
0x6B	107	ASP CONTROL	RESERVED		ASP_SPI_FLASH_REG_RUN	ASP_TRUNCATION_MODE	ASP_PROG_SOURCE_SEL	ASP_FLUSH_MEMS	ASP_PROG_EN	ASP_CORE_EN
0x6C	108	ASP BYPASS	RESERVED				ASP_BYPASS_CH4	ASP_BYPASS_CH3	ASP_BYPASS_CH2	ASP_BYPASS_CH1
0x6D	109	RESERVED	RESERVED						
0x6E	110	ASP PAIRED MODE	RESERVED		ASP_PAIRED_MODE_CH24	ASP_PAIRED_MODE_CH13	RESERVED		
0x6F	111	RESERVED	RESERVED						
0x70	112	ASP PRAM WRITE EN	RESERVED						ASP_PRAM_WE
0x71	113	ASP COEFF DATA WRITE EN	RESERVED				ASP_COEFF_DATA_WE_CH4	ASP_COEFF_DATA_WE_CH3	ASP_COEFF_DATA_WE_CH2	ASP_COEFF_DATA_WE_CH1
0x72	114	ASP PROG MEM ADDR	ASP_PROG_MEM_ADDR						
0x73	115	ASP PROG MEM DATA	ASP_PROG_MEM_DATA						
0x74	116		ASP_PROG_MEM_DATA						
0x75	117		ASP_PROG_MEM_DATA						
0x76	118		ASP_PROG_MEM_DATA						
0x77	119	DMA DATA2	DMA_DATA2						
0x78	120		DMA_DATA2						
0x79	121		DMA_DATA2						
0x7A	122		DMA_DATA2						
0x7B	123	DMA DATA3	DMA_DATA3						
0x7C	124		DMA_DATA3						
0x7D	125		DMA_DATA3						
0x7E	126		DMA_DATA3						
0x7F	127	DMA DATA4	DMA_DATA4						
0x80	128		DMA_DATA4						
0x81	129		DMA_DATA4						
0x82	130		DMA_DATA4						
0x83	131	DMA DATA5	DMA_DATA5						
0x84	132		DMA_DATA5						
0x85	133		DMA_DATA5						
0x86	134		DMA_DATA5						
0x87	135	DMA DATA6	DMA_DATA6						
0x88	136		DMA_DATA6						
0x89	137		DMA_DATA6						
0x8A	138		DMA_DATA6						
0x8B	139	DMA DATA7	DMA_DATA7						
0x8C	140		DMA_DATA7						
0x8D	141		DMA_DATA7						
0x8E	142		DMA_DATA7						
0x8F	143	DMA DATA8	DMA_DATA8						
0x90	144		DMA_DATA8						
0x91	145		DMA_DATA8						
0x92	146		DMA_DATA8						
0x93	147	DMA CORE MASK	RESERVED				DMA_CORE_MASK_CH4	DMA_CORE_MASK_CH3	DMA_CORE_MASK_CH2	DMA_CORE_MASK_CH1
0x94	148	DMA WRITE EN	DMA_DATA8_WE	DMA_DATA7_WE	DMA_DATA6_WE	DMA_DATA5_WE	DMA_DATA4_WE	DMA_DATA3_WE	DMA_DATA2_WE	DMA_DATA1_WE
0x95	149	SPI MASTER CONFIG	SPI_M_PULSE_WIDTH				SPI_M_EN	SPI_M_MODE	SPI_M_SEND_BYTE	SPI_M_START
0x96	150	SPI MASTER DATA OUT	SPI_M_DATA_O						
0xE0	224	CODEC VALIDITY READ	RESERVED	TDM_DEC_VALID	TDM_ENC_VALID	AUTO_CH_NUM			
0xE1	225	CHIP ID	CHIP_ID						
0xE2-0xE5	226-229	RESERVED	RESERVED						
0xE6	230	AUTO FS READ	EN_64FS_MODE_AUTO	MCLK_128FS_HALF_DIV_AUTO	MCLK_128FS_DIV_AUTO				
0xE7	231	CLOCK VALIDITY	RESERVED					RATIO_VALID	BCK_INVALID	WS_INVALID
0xE8	232	GPIO READBACK	GPIO8_R	GPIO7_R	GPIO6_R	GPIO5_R	GPIO4_R	GPIO3_R	GPIO2_R	GPIO1_R

0xE9	233		RESERVED					GPIO11_R	GPIO10_R	GPIO9_R
0xEA	234	ADC OVERLOAD FLAGS	ADC_ OVERLOAD_ FLAG_CH4	ADC_ OVERLOAD_ FLAG_CH3	ADC_ OVERLOAD_ FLAG_CH2	ADC_ OVERLOAD_ FLAG_CH1	ADC_ OVERLOAD_ FLAG_LAT_CH4	ADC_ OVERLOAD_ FLAG_LAT_CH3	ADC_ OVERLOAD_ FLAG_LAT_CH2	ADC_ OVERLOAD_ FLAG_LAT_CH1
0xEB	235	PEAK FLAGS	PEAK_FLAG_ CH4	PEAK_FLAG_ CH3	PEAK_FLAG_ CH2	PEAK_FLAG_ CH1	PEAK_FLAG_ LAT_CH4	PEAK_FLAG_ LAT_CH3	PEAK_FLAG_ LAT_CH2	PEAK_FLAG_ LAT_CH1
0xEC	236	PEAK CH1 READ	PEAK_LEVEL_CH1							
0xED	237		PEAK_LEVEL_CH1							
0xEE	238	PEAK CH2 READ	PEAK_LEVEL_CH2							
0xEF	239		PEAK_LEVEL_CH2							
0xF0	240	PEAK CH3 READ	PEAK_LEVEL_CH3							
0xF1	241		PEAK_LEVEL_CH3							
0xF2	242	PEAK CH4 READ	PEAK_LEVEL_CH4							
0xF3	243		PEAK_LEVEL_CH4							
0xF4	244	PROG COEFF OUT READ	PROG_FIR_COEFF_OUT							
0xF5	245		PROG_FIR_COEFF_OUT							
0xF6	246		PROG_FIR_COEFF_OUT							
0xF7-0xF8	247-248	RESERVED	RESERVED							
0xF9	249	SPI MASTER BUSY	SPI_M_ASP_ PROG_BUSY	RESERVED						
0xFA-0xFE	250-254	RESERVED	RESERVED							
0xFF	255	SPI MASTER DATA IN	SPI_M_DATA_I							

Table 39 - Register Map

Register Listing

System Registers

Register 0: SYS CONFIG

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	1'b0	1'b0	1'b1	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7]	SOFT_RESET	Performs soft reset to digital core, resetting registers to their power-on defaults. Note: When performing a Soft Reset, write 0xA0 to Register 0 to ensure EN_MCLK_IN = 1'b1.
[6]	RESERVED	N/A
[5]	EN_MCLK_IN	Enables clock inputs to the digital core. • 1'b0: Disabled • 1'b1: Enabled (default)
[4]	SEL_MCLK_SRC	Selects digital core and ADC clock source when EN_MCLK_IN is set. • 1'b0: ACLK1 (default) • 1'b1: ACLK2
[3]	ENABLE_ADC_CH4	Enables the ADC CH4 decimation path. • 1'b0: Clock disabled (default) • 1'b1: Clock enabled
[2]	ENABLE_ADC_CH3	Enables the ADC CH3 decimation path. • 1'b0: Clock disabled (default) • 1'b1: Clock enabled
[1]	ENABLE_ADC_CH2	Enables the ADC CH2 decimation path. • 1'b0: Clock disabled (default) • 1'b1: Clock enabled
[0]	ENABLE_ADC_CH1	Enables the ADC CH1 decimation path. • 1'b0: Clock disabled (default) • 1'b1: Clock enabled

Register 1: FS CONFIG

Bits	[7:6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	2'b00	1'b0	1'b0	1'b0	1'b0	1'b0	1'b1

Bits	Mnemonic	Description
[7:6]	RESERVED	N/A
[5]	STEREO_MODE	Enables stereo mode, CH1 and CH3 are summed, CH2 and CH4 are summed. • 1'b0: Disabled (default) • 1'b1: Enabled
[4]	MONO_MODE	Enables mono mode, input of all channels are mixed into CH1. • 1'b0: Disabled (default) • 1'b1: Enabled
[3]	RESERVED	N/A
[2]	ENABLE_64FS_MODE	Enables 64FS mode for 768k sample rate. • 1'b0: Disabled (default) • 1'b1: Enabled
[1]	AUTO_FS_DETECT_BLOCK_64FS	Block AUTO_FS_DETECT from transitioning to 64FS mode when the detected MCLK/MCLK_128FS ratio is 64. • 1'b0: Disabled (default) • 1'b1: Enabled
[0]	AUTO_FS_DETECT	Automatically determine optimal MCLK/MCLK_128FS ratio, from detected FS. • 1'b0: Disabled, use MCLK_128FS_DIV to set ratio. • 1'b1: Enabled, overrides MCLK_128FS_DIV (default)

Register 2: ENCODER CONFIG

Bits	[7:6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	2'b00	1'b0	1'b0	1'b0	1'b0	1'b0	1'b1

Bits	Mnemonic	Description
[7:6]	RESERVED	N/A
[5]	ENABLE_RAW_DATA_ENCODE	Enables the RAW DATA encoding clock. • 1'b0: Disabled (default) • 1'b1: Enabled
[4]	ENABLE_SPDIF_ENCODE	Enables the S/PDIF encoding clock. • 1'b0: Disabled (default) • 1'b1: Enabled
[3]	ENABLE_PDM_ENCODE	Enables the PDM encoding clock. • 1'b0: Disabled (default) • 1'b1: Enabled
[2]	ENABLE_DSD_ENCODE	Enables the DSD encoding clock. • 1'b0: Disabled (default) • 1'b1: Enabled
[1]	ENABLE_DOP_ENCODE	Enables the DoP encoding clock. • 1'b0: Disabled (default) • 1'b1: Enabled
[0]	ENABLE_TDM_ENCODE	Enables the PCM/TDM encoding clock. • 1'b0: Disabled • 1'b1: Enabled (default)

Register 3: OUTPUT SELECT

Bits	[7]	[6:4]	[3:2]	[1]	[0]
Default	1'b0	3'b000	2'd0	1'b0	1'b0

Bits	Mnemonic	Description
[7]	RESERVED	N/A
[6:4]	OUTPUT_SEL	Select which digital output to use. • 3'b000: PCM (default) • 3'b001: TDM • 3'b010: DoP • 3'b011: DSD • 3'b100: PDM • 3'b101: S/PDIF • 3'b110: Raw Data • 3'b111: MQA
[3:2]	RESERVED	N/A
[1]	ENABLE_TDM_DECODE	Enables TDM decoding clock. • 1'b0: Disabled (default) • 1'b1: Enabled
[0]	ENABLE_PDM_MIC_DECODE	Enables PDM decoding clock. • 1'b0: Disabled (default) • 1'b1: Enabled

Register 4: FRONT-END CLOCK CONTROL

Bits	[7]	[6]	[5:0]
Default	1'd0	1'b0	6'd3

Bits	Mnemonic	Description
[7]	RESERVED	N/A
[6]	MCLK_128FS_HALF_DIV	• 1'b0: Divide by SELECT_ADC_NUM + 1 (default) • 1'b1: Divide by half of SELECT_ADC_NUM + 1 Note: Can only produce half of an odd number divide
[5:0]	MCLK_128FS_DIV	Whole number divide value + 1 for MCLK_128FS (MCLK/divide_value). • 6'd0: Whole number divide value + 1 = 1 • 6'd3: Whole number divide value + 1 = 4 (default)

Register 5: BACK-END CLOCK CONTROL

Bits	[7:5]	[4]	[3:0]
Default	3'b000	1'b0	4'b1000

Bits	Mnemonic	Description
[7:5]	RESERVED	N/A
[4]	MCLK_24M_DIV2	Sets the rate of MCLK_24M as well as the analog ADC_CLK, relative to MCLK. Both clocks must be running at 22.5792 MHz or 24.576 MHz. • 1'b0: Rate = MCLK (default) • 1'b1: Rate = MCLK/2
[3:0]	RESERVED	N/A

Register 6: MASTER CLK CONFIG

Bits	[7:0]
Default	8'd7

Bits	Mnemonic	Description
[7:0]	MASTER_DCLK_DIV	Master mode DCLK and WS generation clock divider. Whole number divide value + 1 for CLK_BCK_WS_GEN (MCLK/divide_value).

Register 7: MISC CLOCK CONFIG

Bits	[7:4]	[3]	[2]	[1]	[0]
Default	4'b0100	1'b1	1'b1	1'd0	1'b0

Bits	Mnemonic	Description
[7:4]	RESERVED	N/A
[3]	ENABLE_WS_MONITOR	Enable WS monitor, used to detect the validity of the WS signal. WS is considered invalid if BCK/WS > 1024. • 1'b0: Disabled • 1'b1: Enabled (default)
[2]	ENABLE_BCK_MONITOR	Enable BCK monitor, used to detect the validity of the BCK signal. BCK is considered invalid if MCLK/BCK > 256. • 1'b0: Disabled • 1'b1: Enabled (default)
[1]	RESERVED	N/A
[0]	EN_CLK_DET	Enable the clock detection circuit, sets the CLK_AVALID signal. • 1'b0: Disabled (default) • 1'b1: Enabled

Register 8: MASTER MODE CONFIG

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	1'b0	1'd0	1'b1	1'b0	1'b0	1'b1	1'b0	1'b0

Bits	Mnemonic	Description
[7]	SLAVE_BCK_INVERT	Inverts the BCK input on DATA_CLK. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[6]	RESERVED	N/A
[5]	MASTER_WS_CLK_PHASE	Determines the CLK_BCK edge DATA_WS (GPIO2) is output on, in master mode. • 1'b0: Negative edge • 1'b1: Positive edge (default) Note: MASTER_BCK_INVERT inverts this logic.
[4]	MASTER_WS_PULSE_MODE	When enabled, master WS is a 1 BCK pulse signal instead of a 50% duty cycle signal. • 1'b0: 50% duty cycle WS signal (default) • 1'b1: Pulse WS signal
[3]	MASTER_WS_INVERT	Inverts master WS output on DATA1. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[2]	MASTER_BCK_INVERT	Inverts master BCK output on DATA_CLK. • 1'b0: Non-inverted • 1'b1: Inverted (default)
[1]	DSD_MASTER_MODE_EN	Enables DSD master mode, generating DATA_CLK. • 1'b0: Disabled, slave mode (default) • 1'b1: Enabled
[0]	PCM_MASTER_MODE_EN	Enables PCM master mode, generating BCK and WS. • 1'b0: Disabled, slave mode (default) • 1'b1: Enabled

Register 9: TDM CONFIG 1

Bits	[7]	[6]	[5]	[4:0]
Default	1'b0	1'b0	1'b0	5'd1

Bits	Mnemonic	Description
[7]	RESERVED	N/A
[6]	AUTO_CH_DETECT	Automatically determine the number of TDM channels in a sample, based on the BCK/WS ratio. • 1'b0: Disabled, use TDM_CH_NUM to set channels (default) • 1'b1: Enabled, overrides TDM_CH_NUM Note: Only active in TDM slave mode.
[5]	RESERVED	N/A
[4:0]	TDM_CH_NUM	Sets number of channels in each frame. • 5'd0: 1 channel • 5'd1: 2 channels (default) • 5'd31: 32 channels

Register 10: TDM CONFIG 2

Bits	[7]	[6]	[5:4]	[3:2]	[1]	[0]
Default	1'd0	1'b0	2'b00	2'b00	1'b0	1'b0

Bits	Mnemonic	Description
[7]	RESERVED	N/A
[6]	NOISE_FLOOR_SHAPE_16BIT	Sets the shape of the 16-bit PCM/TDM noise floor. • 1'b0: 1st order shaping (default) • 1'b1: Flat shaping
[5:4]	TDM_WORD_WIDTH	Sets the width, in bits, of one data word / subframe. A subframe is a frame divided by the number of channels. • 2'b00: 32-bits (default) • 2'b01: 24-bits • 2'b10: 16-bits
[3:2]	TDM_BIT_DEPTH	Sets the bit depth, number of data bits, in one data word / subframe. • 2'b00: 32-bit (default) • 2'b01: 24-bit • 2'b10: 16-bit
[1]	TDM_VALID_EDGE	Sets which WS edge the frame starts on. • 1'b0: Frame starts on negedge of WS (default) • 1'b1: Frame starts on posedge of WS
[0]	TDM_LJ	Sets left-justified mode. • 1'b0: One BCK period delay (default) • 1'b1: Left-justified

Register 11: TDM ENC CH1 SLOT CONFIG

Bits	[7]	[6:5]	[4:0]
Default	1'd0	2'd0	5'd0

Bits	Mnemonic	Description
[7]	RESERVED	N/A
[6:5]	TDM_ENC_LINE_SEL_CH1	CH1 data line selection. • 2'd0: DATA2 (default) • 2'd1: DATA3 • 2'd2: DATA4 • 2'd3: DATA5
[4:0]	TDM_ENC_SLOT_SEL_CH1	Selects which TDM channel slot is filled by the CH1 data. • 5'd0: Slot 1 (default) • 5'd31: Slot 32

Register 12: TDM ENC CH2 SLOT CONFIG

Bits	[7]	[6:5]	[4:0]
Default	1'd0	2'd0	5'd1

Bits	Mnemonic	Description
[7]	RESERVED	N/A
[6:5]	TDM_ENC_LINE_SEL_CH2	CH2 data line selection. • 2'd0: DATA2 (default) • 2'd1: DATA3 • 2'd2: DATA4 • 2'd3: DATA5
[4:0]	TDM_ENC_SLOT_SEL_CH2	Selects which TDM channel slot is filled by the CH2 data. • 5'd0: Slot 1 • 5'd1: Slot 2 (default) • 5'd31: Slot 32

Register 13: TDM ENC CH3 SLOT CONFIG

Bits	[7]	[6:5]	[4:0]
Default	1'd0	2'd1	5'd0

Bits	Mnemonic	Description
[7]	RESERVED	N/A
[6:5]	TDM_ENC_LINE_SEL_CH3	CH3 data line selection. • 2'd0: DATA2 • 2'd1: DATA3 (default) • 2'd2: DATA4 • 2'd3: DATA5
[4:0]	TDM_ENC_SLOT_SEL_CH3	Selects which TDM channel slot is filled by the CH3 data. • 5'd0: Slot 1 (default) • 5'd31: Slot 32

Register 14: TDM ENC CH4 SLOT CONFIG

Bits	[7]	[6:5]	[4:0]
Default	1'd0	2'd1	5'd1

Bits	Mnemonic	Description
[7]	RESERVED	N/A
[6:5]	TDM_ENC_LINE_SEL_CH4	CH4 data line selection. • 2'd0: DATA2 • 2'd1: DATA3 (default) • 2'd2: DATA4 • 2'd3: DATA5
[4:0]	TDM_ENC_SLOT_SEL_CH4	Selects which TDM channel slot is filled by the CH4 data. • 5'd0: Slot 1 • 5'd1: Slot 2 (default) • 5'd31: Slot 32

Register 15: TDM ENC DAISY CHAIN

Bits	[7]	[6]	[5]	[4:0]
Default	1'b0	1'd0	1'b0	5'd0

Bits	Mnemonic	Description
[7]	TDM_ENC_DAISY_CHAIN	TDM encoder daisy chain mode. • 1'b0: Disabled (default) • 1'b1: Enabled
[6]	RESERVED	N/A
[5]	TDM_DAISY_LINE_SEL	Daisy chain output data line selection, chains the data from DATA3/GPIO4 onto: • 1'b0: DATA2 (default) • 1'b1: DATA5/GPIO6
[4:0]	TDM_ENC_DATA_LATCH_ADJ	Adjusts the position of the MSB within each TDM slot by TDM_ENC_DATA_LATCH_ADJ clock cycles. ADC data is placed ahead of the normal position. • 5'd0: Normal position • 5'd1-31: Data is placed TDM_ENC_DATA_LATCH_ADJ BCKs ahead

Register 16: TDM DEC CH1 SLOT CONFIG

Bits	[7:5]	[4:0]
Default	3'd0	5'd0

Bits	Mnemonic	Description
[7:5]	RESERVED	N/A
[4:0]	TDM_DEC_SLOT_SEL_CH1	Selects which TDM channel slot is latched into CH1. • 5'd0: Slot 1 (default) • 5'd31: Slot 32

Register 17: TDM DEC CH2 SLOT CONFIG

Bits	[7:5]	[4:0]
Default	3'd0	5'd1

Bits	Mnemonic	Description
[7:5]	RESERVED	N/A
[4:0]	TDM_DEC_SLOT_SEL_CH2	Selects which TDM channel slot is latched into CH2. • 5'd0: Slot 1 • 5'd1: Slot 2 (default) • 5'd31: Slot 32

Register 18: TDM DEC CH3 SLOT CONFIG

Bits	[7:5]	[4:0]
Default	3'd0	5'd0

Bits	Mnemonic	Description
[7:5]	RESERVED	N/A
[4:0]	TDM_DEC_SLOT_SEL_CH3	Selects which TDM channel slot is latched into CH3. • 5'd0: Slot 1 (default) • 5'd31: Slot 32

Register 19: TDM DEC CH4 SLOT CONFIG

Bits	[7:5]	[4:0]
Default	3'd0	5'd1

Bits	Mnemonic	Description
[7:5]	RESERVED	N/A
[4:0]	TDM_DEC_SLOT_SEL_CH4	Selects which TDM channel slot is latched into CH4. • 5'd0: Slot 1 • 5'd1: Slot 2 (default) • 5'd31: Slot 32

Register 20: DSD MAPPING

Bits	[7:6]	[5:4]	[3:2]	[1:0]
Default	2'd3	2'd2	2'd1	2'd0

Bits	Mnemonic	Description
[7:6]	DSD_CH_SEL_DATA5	Selects the DSD channel mapped to DATA5. • 2'd0: CH1 • 2'd1: CH2 • 2'd2: CH3 • 2'd3: CH4 (default)
[5:4]	DSD_CH_SEL_DATA4	Selects the DSD channel mapped to DATA4. • 2'd0: CH1 • 2'd1: CH2 • 2'd2: CH3 (default) • 2'd3: CH4
[3:2]	DSD_CH_SEL_DATA3	Selects the DSD channel mapped to DATA3. • 2'd0: CH1 • 2'd1: CH2 (default) • 2'd2: CH3 • 2'd3: CH4
[1:0]	DSD_CH_SEL_DATA2	Selects the DSD channel mapped to DATA2. • 2'd0: CH1 (default) • 2'd1: CH2 • 2'd2: CH3 • 2'd3: CH4

Register 21: PDM I/O CONFIG

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	1'b0	1'b0	1'b1	1'b0	1'd0	1'b1	1'b0	1'b0

Bits	Mnemonic	Description
[7]	PDM_MIC_INPUT_SEL_CH34	Selects the PDM microphone input to the CH3 and CH4 datapaths. • 1'b0: Analog input to datapath (default) • 1'b1: PDM microphone input to datapath
[6]	PDM_MIC_INPUT_SEL_CH12	Selects the PDM microphone input to the CH1 and CH2 datapaths. • 1'b0: Analog input to datapath (default) • 1'b1: PDM microphone input to datapath
[5]	PDM_MIC_INPUT_SAMPLE_EDGE	Sets the edge of PDM_CLK where the PDM microphone input sample increments. • 1'b0: Rising edge • 1'b1: Falling edge (default)
[4]	PDM_MIC_INPUT_DATA_PHASE	Selects the CH input edges of the PDM microphone input. • 1'b0: CH1 on the rising edge of PDM_CLK, CH2 on the falling edge (default) • 1'b1: CH2 on the rising edge of PDM_CLK, CH1 on the falling edge
[3]	RESERVED	N/A
[2]	PDM_ENC_SAMPLE_EDGE	Sets the edge of PDM_CLK where the PDM encoder sample increments. • 1'b0: Rising edge • 1'b1: Falling edge (default)
[1]	PDM_ENC_DATA_PHASE	Selects the CH output edges of the PDM encoder. • 1'b0: CH1 on the rising edge of DCLK, CH2 on the falling edge (default) • 1'b1: CH2 on the rising edge of DCLK, CH1 on the falling edge
[0]	PDM_ENC_2X_GAIN_EN	Sets the overall datapath gain of the PDM encoder output. • 1'b0: 1x gain (default) • 1'b1: 2x gain

Register 22: PDM CLK DIVIDER

Bits	[7]	[6:0]
Default	1'b0	7'd3

Bits	Mnemonic	Description
[7]	RESERVED	N/A
[6:0]	PDM_CLK_DIV	Whole number divide value + 1 for PDM_CLK (MCLK/(2*divide_value)). PDM_CLK_DIV will follow AUTO_FS_DETECT when enabled. • 7'd0: Whole number divide value + 1 = 1 • 7'd3: Whole number divide value + 1 = 4 (default)

Register 23: S/PDIF DATA SELECT

Bits	[7:2]	[1]	[0]
Default	6'd0	1'b0	1'b0

Bits	Mnemonic	Description
[7:2]	RESERVED	N/A
[1]	SPDIF_CH_PAIR_SEL	Selects which channel pair is sent to the S/PDIF encoder. • 1'b0: CH1/2 (default) • 1'b1: CH3/4
[0]	SPDIF_DATA_SOURCE	Selects the data source for the S/PDIF encoder. • 1'b0: Output of the ADC Datapath (default) • 1'b1: Output of the TDM decoder Note: The TDM decoder output is bit perfect.

Register 24: S/PDIF CS ADDR

Bits	[7]	[6:3]	[2:0]
Default	1'b0	4'd0	3'd0

Bits	Mnemonic	Description
[7]	SPDIF_CS_WE	Write enable for the S/PDIF channel status bits. Writes the SPDIF_CS_DATA to the byte at address SPDIF_CS_BYTE_SEL. Toggle high-low to perform a write.
[6:3]	RESERVED	N/A
[2:0]	SPDIF_CS_BYTE_ADDR	Byte of the 40-bit S/PDIF Channel Status to write to.

Register 25: S/PDIF CS DATA

Bits	[7:0]
Default	8'h00

Bits	Mnemonic	Description
[7:0]	SPDIF_CS_BYTE_DATA	Data to write into the 40-bit S/PDIF Channel Status.

Register 26: RAW DATA CONFIG

Bits	[7:6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	2'd0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7:6]	RESERVED	N/A
[5]	RAW_MIX_EN_CH24	Enables CH2 and CH4 raw data mixing. CH2_mix = CH2 ± CH4. • 1'b0: Disabled (default) • 1'b1: Enabled
[4]	RAW_MIX_EN_CH13	Enables CH1 and CH3 raw data mixing. CH1_mix = CH1 ± CH3. • 1'b0: Disabled, used unmixed channel from RAW_CH_SEL_CH13 (default) • 1'b1: Enabled
[3]	RAW_CH_DIV2_CH24	Divides the unmixed data by 2, channel data determined by RAW_CH_SEL_CH24. • 1'b0: DIV1 (default) • 1'b1: DIV2
[2]	RAW_CH_DIV2_CH13	Divides the unmixed data by 2, channel data determined by RAW_CH_SEL_CH13. • 1'b0: DIV1 (default) • 1'b1: DIV2
[1]	RAW_CH_SEL_CH24	Selects which unmixed channel is output from the raw data encoder. • 1'b0: CH2 (default) • 1'b1: CH4
[0]	RAW_CH_SEL_CH13	Selects which unmixed channel is output from the raw data encoder. • 1'b0: CH1 (default) • 1'b1: CH3

Register 27: RAW FORMAT CONFIG

Bits	[7:4]	[3]	[2]	[1]	[0]
Default	4'd0	1'b1	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7:4]	RESERVED	N/A
[3]	RAW_DDR_FRAME_EDGE	Sets the edge of PDM_CLK where the Raw Data sample increments. • 1'b0: Rising edge • 1'b1: Falling edge (default)
[2]	RAW_DDR_DATA_PHASE	Selects the CH output edges of the Raw Data DDR encoder. • 1'b0: CH1 on the rising edge of DCLK, CH2 on the falling edge (default) • 1'b1: CH2 on the rising edge of DCLK, CH1 on the falling edge
[1]	RAW_DATA_DDR_EN	Enables raw data Double Data Rate (DDR) output. When disabled, the CH1 path is output on the posedge of RAW_CLK. When enabled, the CH2 path is also output on the negedge of RAW_CLK. • 1'b0: Disabled (default) • 1'b1: Enabled, raw data is output on both edges of RAW_CLK.
[0]	RAW_GRAY_CODE_EN	Gray codes the raw data outputs, minimizing bus transitions. • 1'b0: Disabled (default) • 1'b1: Enabled

Register 31-28: RESERVED

Register 32: STATUS BITS MASK

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7]	MASK_ADC_OVERLOAD_CH4	Masks the latched ADC_OVERLOAD status bit on ADC CH4. • 1'b0: Status bit masked (default) • 1'b1: Status bit enabled
[6]	MASK_ADC_OVERLOAD_CH3	Masks the latched ADC_OVERLOAD status bit on ADC CH3. • 1'b0: Status bit masked (default) • 1'b1: Status bit enabled
[5]	MASK_ADC_OVERLOAD_CH2	Masks the latched ADC_OVERLOAD status bit on ADC CH2. • 1'b0: Status bit masked (default) • 1'b1: Status bit enabled
[4]	MASK_ADC_OVERLOAD_CH1	Masks the latched ADC_OVERLOAD status bit on ADC CH1. • 1'b0: Status bit masked (default) • 1'b1: Status bit enabled
[3]	MASK_PEAK_DET_CH4	Masks the latched PEAK_FLAG status bit on ADC CH4. • 1'b0: Status bit masked (default) • 1'b1: Status bit enabled
[2]	MASK_PEAK_DET_CH3	Masks the latched PEAK_FLAG status bit on ADC CH3. • 1'b0: Status bit masked (default) • 1'b1: Status bit enabled
[1]	MASK_PEAK_DET_CH2	Masks the latched PEAK_FLAG status bit on ADC CH2. • 1'b0: Status bit masked (default) • 1'b1: Status bit enabled
[0]	MASK_PEAK_DET_CH1	Masks the latched PEAK_FLAG status bit on ADC CH1. • 1'b0: Status bit masked (default) • 1'b1: Status bit enabled

Register 33: STATUS BITS CLEAR

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7]	CLEAR_ADC_OVERLOAD_CH4	Clears the latched ADC_OVERLOAD status bit on ADC CH4. • 1'b0: Status bit held if asserted (default) • 1'b1: Status bit cleared
[6]	CLEAR_ADC_OVERLOAD_CH3	Clears the latched ADC_OVERLOAD status bit on ADC CH3. • 1'b0: Status bit held if asserted (default) • 1'b1: Status bit cleared
[5]	CLEAR_ADC_OVERLOAD_CH2	Clears the latched ADC_OVERLOAD status bit on ADC CH2. • 1'b0: Status bit held if asserted (default) • 1'b1: Status bit cleared
[4]	CLEAR_ADC_OVERLOAD_CH1	Clears the latched ADC_OVERLOAD status bit on ADC CH1. • 1'b0: Status bit held if asserted (default) • 1'b1: Status bit cleared
[3]	CLEAR_PEAK_DET_CH4	Clears the latched PEAK_FLAG status bit on ADC CH4. • 1'b0: Status bit held if asserted (default) • 1'b1: Status bit cleared
[2]	CLEAR_PEAK_DET_CH3	Clears the latched PEAK_FLAG status bit on ADC CH3. • 1'b0: Status bit held if asserted (default) • 1'b1: Status bit cleared
[1]	CLEAR_PEAK_DET_CH2	Clears the latched PEAK_FLAG status bit on ADC CH2. • 1'b0: Status bit held if asserted (default) • 1'b1: Status bit cleared
[0]	CLEAR_PEAK_DET_CH1	Clears the latched PEAK_FLAG status bit on ADC CH1. • 1'b0: Status bit held if asserted (default) • 1'b1: Status bit cleared

Register 46-34: RESERVED

GPIO Registers

Register 47: GPIO1/2 CONFIG

Bits	[7:4]	[3:0]
Default	4'd0	4'd0

Bits	Mnemonic	Description
[7:4]	GPIO2_CFG	Configure GPIO2 functionality. • 4'd0: Analog outputs off – shutdown (default) • 4'd1: Output 0 – output • 4'd2: OR of Status Bits – output • 4'd3: Clock valid flag – output • 4'd4: S/PDIF stream – output • 4'd5: PWM1 signal – output • 4'd6: PWM2 signal – output • 4'd7: PWM3 signal – output • 4'd8: MCLK_24M – output • 4'd9: MCLK_128FS – output • 4'd10: Reserved • 4'd11: Reserved • 4'd12: CH1 Detection flag – output • 4'd13: CH2 Detection flag – output • 4'd14: CH3 Detection flag – output • 4'd15: CH4 Detection flag – output
[3:0]	GPIO1_CFG	Configure GPIO1 functionality. • 4'd0: Analog outputs off – shutdown (default) • 4'd1: Output 0 – output • 4'd2: OR of Status Bits – output • 4'd3: Clock valid flag – output • 4'd4: S/PDIF stream – output • 4'd5: PWM1 signal – output • 4'd6: PWM2 signal – output • 4'd7: PWM3 signal – output • 4'd8: MCLK_24M – output • 4'd9: MCLK_128FS – output • 4'd10: Reserved • 4'd11: Reserved • 4'd12: CH1 Detection flag – output • 4'd13: CH2 Detection flag – output • 4'd14: CH3 Detection flag – output • 4'd15: CH4 Detection flag – output

Register 48: GPIO3/4 CONFIG

Bits	[7:4]	[3:0]
Default	4'd0	4'd0

Bits	Mnemonic	Description
[7:4]	GPIO4_CFG	Configure GPIO4 functionality. • 4'd0: Analog outputs off – shutdown (default) • 4'd1: Output 0 – output • 4'd2: OR of Status Bits – output • 4'd3: Clock valid flag – output • 4'd4: S/PDIF stream – output • 4'd5: PWM1 signal – output • 4'd6: PWM2 signal – output • 4'd7: PWM3 signal – output • 4'd8: MCLK_24M – output • 4'd9: MCLK_128FS – output • 4'd10: Reserved • 4'd11: Reserved • 4'd12: CH1 Detection flag – output • 4'd13: CH2 Detection flag – output • 4'd14: CH3 Detection flag – output • 4'd15: CH4 Detection flag – output
[3:0]	GPIO3_CFG	Configure GPIO3 functionality. • 4'd0: Analog outputs off – shutdown (default) • 4'd1: Output 0 – output • 4'd2: OR of Status Bits – output • 4'd3: Clock valid flag – output • 4'd4: S/PDIF stream – output • 4'd5: PWM1 signal – output • 4'd6: PWM2 signal – output • 4'd7: PWM3 signal – output • 4'd8: MCLK_24M – output • 4'd9: MCLK_128FS – output • 4'd10: Reserved • 4'd11: Reserved • 4'd12: CH1 Detection flag – output • 4'd13: CH2 Detection flag – output • 4'd14: CH3 Detection flag – output • 4'd15: CH4 Detection flag – output

Register 49: GPIO5/6 CONFIG

Bits	[7:4]	[3:0]
Default	4'd0	4'd0

Bits	Mnemonic	Description
[7:4]	GPIO6_CFG	Configure GPIO6 functionality. • 4'd0: Analog outputs off – shutdown (default) • 4'd1: Output 0 – output • 4'd2: OR of Status Bits – output • 4'd3: Clock valid flag – output • 4'd4: S/PDIF stream – output • 4'd5: PWM1 signal – output • 4'd6: PWM2 signal – output • 4'd7: PWM3 signal – output • 4'd8: MCLK_24M – output • 4'd9: MCLK_128FS – output • 4'd10: Reserved • 4'd11: Reserved • 4'd12: CH1 Detection flag – output • 4'd13: CH2 Detection flag – output • 4'd14: CH3 Detection flag – output • 4'd15: CH4 Detection flag – output
[3:0]	GPIO5_CFG	Configure GPIO5 functionality. • 4'd0: Analog outputs off – shutdown (default) • 4'd1: Output 0 – output • 4'd2: OR of Status Bits – output • 4'd3: Clock valid flag – output • 4'd4: S/PDIF stream – output • 4'd5: PWM1 signal – output • 4'd6: PWM2 signal – output • 4'd7: PWM3 signal – output • 4'd8: MCLK_24M – output • 4'd9: MCLK_128FS – output • 4'd10: Reserved • 4'd11: Reserved • 4'd12: CH1 Detection flag – output • 4'd13: CH2 Detection flag – output • 4'd14: CH3 Detection flag – output • 4'd15: CH4 Detection flag – output

Register 50: GPIO7/8 CONFIG

Bits	[7:4]	[3:0]
Default	4'd0	4'd0

Bits	Mnemonic	Description
[7:4]	GPIO8_CFG	Configure GPIO8 functionality. • 4'd0: Analog outputs off – shutdown (default) • 4'd1: Output 0 – output • 4'd2: OR of Status Bits – output • 4'd3: Clock valid flag – output • 4'd4: S/PDIF stream – output • 4'd5: PWM1 signal – output • 4'd6: PWM2 signal – output • 4'd7: PWM3 signal – output • 4'd8: MCLK_24M – output • 4'd9: MCLK_128FS – output • 4'd10: Reserved • 4'd11: Reserved • 4'd12: CH1 Detection flag – output • 4'd13: CH2 Detection flag – output • 4'd14: CH3 Detection flag – output • 4'd15: CH4 Detection flag – output
[3:0]	GPIO7_CFG	Configure GPIO7 functionality. • 4'd0: Analog outputs off – shutdown (default) • 4'd1: Output 0 – output • 4'd2: OR of Status Bits – output • 4'd3: Clock valid flag – output • 4'd4: S/PDIF stream – output • 4'd5: PWM1 signal – output • 4'd6: PWM2 signal – output • 4'd7: PWM3 signal – output • 4'd8: MCLK_24M – output • 4'd9: MCLK_128FS – output • 4'd10: Reserved • 4'd11: Reserved • 4'd12: CH1 Detection flag – output • 4'd13: CH2 Detection flag – output • 4'd14: CH3 Detection flag – output • 4'd15: CH4 Detection flag – output

Register 51: GPIO9/10 CONFIG

Bits	[7:4]	[3:0]
Default	4'd0	4'd0

Bits	Mnemonic	Description
[7:4]	GPIO10_CFG	Configure GPIO10 functionality. • 4'd0: Analog outputs off – shutdown (default) • 4'd1: Output 0 – output • 4'd2: OR of Status Bits – output • 4'd3: Clock valid flag – output • 4'd4: S/PDIF stream – output • 4'd5: PWM1 signal – output • 4'd6: PWM2 signal – output • 4'd7: PWM3 signal – output • 4'd8: MCLK_24M – output • 4'd9: MCLK_128FS – output • 4'd10: Reserved • 4'd11: Reserved • 4'd12: CH1 Detection flag – output • 4'd13: CH2 Detection flag – output • 4'd14: CH3 Detection flag – output • 4'd15: CH4 Detection flag – output
[3:0]	GPIO9_CFG	Configure GPIO9 functionality. • 4'd0: Analog outputs off – shutdown (default) • 4'd1: Output 0 – output • 4'd2: OR of Status Bits – output • 4'd3: Clock valid flag – output • 4'd4: S/PDIF stream – output • 4'd5: PWM1 signal – output • 4'd6: PWM2 signal – output • 4'd7: PWM3 signal – output • 4'd8: MCLK_24M – output • 4'd9: MCLK_128FS – output • 4'd10: Reserved • 4'd11: Reserved • 4'd12: CH1 Detection flag – output • 4'd13: CH2 Detection flag – output • 4'd14: CH3 Detection flag – output • 4'd15: CH4 Detection flag – output

Register 52: GPIO11 CONFIG

Bits	[7:4]	[3:0]
Default	4'd0	4'd0

Bits	Mnemonic	Description
[7:4]	RESERVED	N/A
[3:0]	GPIO11_CFG	Configure GPIO11 functionality. • 4'd0: Analog outputs off – shutdown (default) • 4'd1: Output 0 – output • 4'd2: OR of Status Bits – output • 4'd3: Clock valid flag – output • 4'd4: S/PDIF stream – output • 4'd5: PWM1 signal – output • 4'd6: PWM2 signal – output • 4'd7: PWM3 signal – output • 4'd8: MCLK_24M – output • 4'd9: MCLK_128FS – output • 4'd10: Reserved • 4'd11: Reserved • 4'd12: CH1 Detection flag – output • 4'd13: CH2 Detection flag – output • 4'd14: CH3 Detection flag – output • 4'd15: CH4 Detection flag – output

Register 54-53: GPIO INPUT ENABLE

Bits	[15:11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	5'd0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[15:11]	RESERVED	N/A
[10]	GPIO11_SDB	• 1'b0: GPIO11 input disabled (default) • 1'b1: GPIO11 input enabled
[9]	GPIO10_SDB	• 1'b0: GPIO10 input disabled (default) • 1'b1: GPIO10 input enabled
[8]	GPIO9_SDB	• 1'b0: GPIO9 input disabled (default) • 1'b1: GPIO9 input enabled
[7]	GPIO8_SDB	• 1'b0: GPIO8 input disabled (default) • 1'b1: GPIO8 input enabled
[6]	GPIO7_SDB	• 1'b0: GPIO7 input disabled (default) • 1'b1: GPIO7 input enabled
[5]	GPIO6_SDB	• 1'b0: GPIO6 input disabled (default) • 1'b1: GPIO6 input enabled
[4]	GPIO5_SDB	• 1'b0: GPIO5 input disabled (default) • 1'b1: GPIO5 input enabled
[3]	GPIO4_SDB	• 1'b0: GPIO4 input disabled (default) • 1'b1: GPIO4 input enabled
[2]	GPIO3_SDB	• 1'b0: GPIO3 input disabled (default) • 1'b1: GPIO3 input enabled
[1]	GPIO2_SDB	• 1'b0: GPIO2 input disabled (default) • 1'b1: GPIO2 input enabled
[0]	GPIO1_SDB	• 1'b0: GPIO1 input disabled (default) • 1'b1: GPIO1 input enabled

Register 56-55: GPIO OUTPUT ENABLE

Bits	[15:11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	5'd0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[15:11]	RESERVED	N/A
[10]	GPIO11_OE	• 1'b0: Tristate GPIO11 output (default) • 1'b1: GPIO11 output enabled
[9]	GPIO10_OE	• 1'b0: Tristate GPIO10 output (default) • 1'b1: GPIO10 output enabled
[8]	GPIO9_OE	• 1'b0: Tristate GPIO9 output (default) • 1'b1: GPIO9 output enabled
[7]	GPIO8_OE	• 1'b0: Tristate GPIO8 output (default) • 1'b1: GPIO8 output enabled
[6]	GPIO7_OE	• 1'b0: Tristate GPIO7 output (default) • 1'b1: GPIO7 output enabled
[5]	GPIO6_OE	• 1'b0: Tristate GPIO6 output (default) • 1'b1: GPIO6 output enabled
[4]	GPIO5_OE	• 1'b0: Tristate GPIO5 output (default) • 1'b1: GPIO5 output enabled
[3]	GPIO4_OE	• 1'b0: Tristate GPIO4 output (default) • 1'b1: GPIO4 output enabled
[2]	GPIO3_OE	• 1'b0: Tristate GPIO3 output (default) • 1'b1: GPIO3 output enabled
[1]	GPIO2_OE	• 1'b0: Tristate GPIO2 output (default) • 1'b1: GPIO2 output enabled
[0]	GPIO1_OE	• 1'b0: Tristate GPIO1 output (default) • 1'b1: GPIO1 output enabled

Register 58-57: GPIO INVERT

Bits	[15:11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	5'd0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[15:11]	RESERVED	N/A
[10]	GPIO11_INV	Invert the GPIO11 input and output. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[9]	GPIO10_INV	Invert the GPIO10 input and output. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[8]	GPIO9_INV	Invert the GPIO9 input and output. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[7]	GPIO8_INV	Invert the GPIO8 input and output. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[6]	GPIO7_INV	Invert the GPIO7 input and output. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[5]	GPIO6_INV	Invert the GPIO6 input and output. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[4]	GPIO5_INV	Invert the GPIO5 input and output. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[3]	GPIO4_INV	Invert the GPIO4 input and output. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[2]	GPIO3_INV	Invert the GPIO3 input and output. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[1]	GPIO2_INV	Invert the GPIO2 input and output. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[0]	GPIO1_INV	Invert the GPIO1 input and output. • 1'b0: Non-inverted (default) • 1'b1: Inverted

Register 60-59: GPIO WEAK KEEPER

Bits	[15:11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	5'd0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[15:11]	RESERVED	N/A
[10]	GPIO11_WK_EN	• 1'b0: GPIO11 weak keeper disabled (default) • 1'b1: GPIO11 weak keeper enabled
[9]	GPIO10_WK_EN	• 1'b0: GPIO10 weak keeper disabled (default) • 1'b1: GPIO10 weak keeper enabled
[8]	GPIO9_WK_EN	• 1'b0: GPIO9 weak keeper disabled (default) • 1'b1: GPIO9 weak keeper enabled
[7]	GPIO8_WK_EN	• 1'b0: GPIO8 weak keeper disabled (default) • 1'b1: GPIO8 weak keeper enabled
[6]	GPIO7_WK_EN	• 1'b0: GPIO7 weak keeper disabled (default) • 1'b1: GPIO7 weak keeper enabled
[5]	GPIO6_WK_EN	• 1'b0: GPIO6 weak keeper disabled (default) • 1'b1: GPIO6 weak keeper enabled
[4]	GPIO5_WK_EN	• 1'b0: GPIO5 weak keeper disabled (default) • 1'b1: GPIO5 weak keeper enabled
[3]	GPIO4_WK_EN	• 1'b0: GPIO4 weak keeper disabled (default) • 1'b1: GPIO4 weak keeper enabled
[2]	GPIO3_WK_EN	• 1'b0: GPIO3 weak keeper disabled (default) • 1'b1: GPIO3 weak keeper enabled
[1]	GPIO2_WK_EN	• 1'b0: GPIO2 weak keeper disabled (default) • 1'b1: GPIO2 weak keeper enabled
[0]	GPIO1_WK_EN	• 1'b0: GPIO1 weak keeper disabled (default) • 1'b1: GPIO1 weak keeper enabled

Register 62-61: GPIO READ

Bits	[15:11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	5'd0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[15:11]	RESERVED	N/A
[10]	GPIO11_READ	• 1'b0: GPIO11 input readback disabled (default) • 1'b1: Allows readback of GPIO11 input
[9]	GPIO10_READ	• 1'b0: GPIO10 input readback disabled (default) • 1'b1: Allows readback of GPIO10 input
[8]	GPIO9_READ	• 1'b0: GPIO9 input readback disabled (default) • 1'b1: Allows readback of GPIO9 input
[7]	GPIO8_READ	• 1'b0: GPIO8 input readback disabled (default) • 1'b1: Allows readback of GPIO8 input
[6]	GPIO7_READ	• 1'b0: GPIO7 input readback disabled (default) • 1'b1: Allows readback of GPIO7 input
[5]	GPIO6_READ	• 1'b0: GPIO6 input readback disabled (default) • 1'b1: Allows readback of GPIO6 input
[4]	GPIO5_READ	• 1'b0: GPIO5 input readback disabled (default) • 1'b1: Allows readback of GPIO5 input
[3]	GPIO4_READ	• 1'b0: GPIO4 input readback disabled (default) • 1'b1: Allows readback of GPIO4 input
[2]	GPIO3_READ	• 1'b0: GPIO3 input readback disabled (default) • 1'b1: Allows readback of GPIO3 input
[1]	GPIO2_READ	• 1'b0: GPIO2 input readback disabled (default) • 1'b1: Allows readback of GPIO2 input
[0]	GPIO1_READ	• 1'b0: GPIO1 input readback disabled (default) • 1'b1: Allows readback of GPIO1 input

Register 63: DETECTION FLAG CONFIG

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7]	LIVE_DETECT_CH4	Set the CH4 detection flag to use the live value, instead of the latched value. • 1'b0: Latched flag (default) • 1'b1: Live flag
[6]	LIVE_DETECT_CH3	Set the CH3 detection flag to use the live value, instead of the latched value. • 1'b0: Latched flag (default) • 1'b1: Live flag
[5]	LIVE_DETECT_CH2	Set the CH2 detection flag to use the live value, instead of the latched value. • 1'b0: Latched flag (default) • 1'b1: Live flag
[4]	LIVE_DETECT_CH1	Set the CH1 detection flag to use the live value, instead of the latched value. • 1'b0: Latched flag (default) • 1'b1: Live flag
[3]	DETECT_FLAG_SEL_CH4	Selects which CH4 detection flag to output when gpio_cfg is set to "CH4 Detection Flag". • 1'b0: Peak Detect Flag (default) • 1'b1: ADC Overload Flag
[2]	DETECT_FLAG_SEL_CH3	Selects which CH3 detection flag to output when gpio_cfg is set to "CH3 Detection Flag". • 1'b0: Peak Detect Flag (default) • 1'b1: ADC Overload Flag
[1]	DETECT_FLAG_SEL_CH2	Selects which CH2 detection flag to output when gpio_cfg is set to "CH2 Detection Flag". • 1'b0: Peak Detect Flag (default) • 1'b1: ADC Overload Flag
[0]	DETECT_FLAG_SEL_CH1	Selects which CH1 detection flag to output when gpio_cfg is set to "CH1 Detection Flag". • 1'b0: Peak Detect Flag (default) • 1'b1: ADC Overload Flag

Register 64: PWM1 COUNT

Bits	[7:0]
Default	8'h00

Bits	Mnemonic	Description
[7:0]	PWM1_COUNT	8-bit value for the number of MCLK periods the PWM signal is high. • 8'h00: Disabled (default) • 8'h01: Minimum • 8'hFF: Maximum

Register 66-65: PWM1 FREQUENCY

Bits	[15:0]
Default	16'h0000

Bits	Mnemonic	Description
[15:0]	PWM1_FREQ	16-bit value for the frequency of the PWM signal. • 16'h0000: Disabled (default) • 16'h0001: Minimum • 16'hFFFF: Maximum $\text{Frequency [Hz]} = \frac{\text{MCLK}}{\text{PWM1\_FREQ} + 1}$ $\text{Duty Cycle [\%]} = \frac{\text{PWM1\_COUNT}}{\text{PWM1\_FREQ} + 1} \cdot 100$

Register 67: PWM2 COUNT

Bits	[7:0]
Default	8'h00

Bits	Mnemonic	Description
[7:0]	PWM2_COUNT	8-bit value for the number of MCLK periods the PWM signal is high. • 8'h00: Disabled (default) • 8'h01: Minimum • 8'hFF: Maximum

Register 69-68: PWM2 FREQUENCY

Bits	[15:0]
Default	16'h0000

Bits	Mnemonic	Description
[15:0]	PWM2_FREQ	16-bit value for the frequency of the PWM signal. • 16'h0000: Disabled (default) • 16'h0001: Minimum • 16'hFFFF: Maximum $\text{Frequency [Hz]} = \frac{\text{MCLK}}{\text{PWM2\_FREQ} + 1}$ $\text{Duty Cycle [\%]} = \frac{\text{PWM2\_COUNT}}{\text{PWM2\_FREQ} + 1} \cdot 100$

Register 70: PWM3 COUNT

Bits	[7:0]
Default	8'h00

Bits	Mnemonic	Description
[7:0]	PWM3_COUNT	8-bit value for the number of MCLK periods the PWM signal is high. • 8'h00: Disabled (default) • 8'h01: Minimum • 8'hFF: Maximum

Register 72-71: PWM3 FREQUENCY

Bits	[15:0]
Default	16'h0000

Bits	Mnemonic	Description
[15:0]	PWM3_FREQ	16-bit value for the frequency of the PWM signal. • 16'h0000: Disabled (default) • 16'h0001: Minimum • 16'hFFFF: Maximum $\text{Frequency [Hz]} = \frac{\text{MCLK}}{\text{PWM3\_FREQ} + 1}$ $\text{Duty Cycle [\%]} = \frac{\text{PWM3\_COUNT}}{\text{PWM3\_FREQ} + 1} \cdot 100$

ADC Registers

Register 73: ADC NEGATION

Bits	[7:4]	[3]	[2]	[1]	[0]
Default	4'b0000	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7:4]	RESERVED	N/A
[3]	ADC_NEG_SEL_CH4	Inverts data input from the CH4 analog ADC. • 1'b0: No inversion (default) • 1'b1: Inverts input data
[2]	ADC_NEG_SEL_CH3	Inverts data input from the CH3 analog ADC. • 1'b0: No inversion (default) • 1'b1: Inverts input data
[1]	ADC_NEG_SEL_CH2	Inverts data input from the CH2 analog ADC. • 1'b0: No inversion (default) • 1'b1: Inverts input data
[0]	ADC_NEG_SEL_CH1	Inverts data input from the CH1 analog ADC. • 1'b0: No inversion (default) • 1'b1: Inverts input data

Register 74: ADC FIR FILTER

Bits	[7:5]	[4]	[3]	[2:0]
Default	3'd0	1'b0	1'b0	3'b000

Bits	Mnemonic	Description
[7:5]	FILTER_SHAPE	Selects the 8x decimation FIR filter shape. • 3'd0: Minimum phase (default) • 3'd1: Linear phase fast roll-off apodizing • 3'd2: Linear phase fast roll-off • 3'd3: Linear phase fast roll-off low ripple • 3'd4: Linear phase slow roll-off • 3'd5: Minimum phase fast roll-off • 3'd6: Minimum phase slow roll-off • 3'd7: Minimum phase slow roll-off low dispersion
[4]	BYPASS_FIR2X	• 1'b0: Non-bypass (default) • 1'b1: Bypass DFir_2x
[3]	BYPASS_FIR4X	• 1'b0: Non-bypass (default) • 1'b1: Bypass DFir_4x
[2:0]	BYPASS_IIR	Bypass IIR Filter. • 3'b000: Non-bypass (default) • 3'b111: Bypass IIR • Others: Reserved

Register 76-75: DC BLOCKING

Bits	[15]	[14]	[13]	[12]	[11]	[10]	[9:0]
Default	1'b1	1'b1	1'b1	1'b1	1'b0	1'b0	10'b1010111111

Bits	Mnemonic	Description
[15]	DC_BLOCK_EN_CH4	Enable the CH2 DC blocking filter on audio datapath. • 1'b0: Bypass DC blocking filter • 1'b1: Use DC blocking filter (default)
[14]	DC_BLOCK_EN_CH3	Enable the CH1 DC blocking filter on audio datapath. • 1'b0: Bypass DC blocking filter • 1'b1: Use DC blocking filter (default)
[13]	DC_BLOCK_EN_CH2	Enable the CH2 DC blocking filter on audio datapath. • 1'b0: Bypass DC blocking filter • 1'b1: Use DC blocking filter (default)
[12]	DC_BLOCK_EN_CH1	Enable the CH1 DC blocking filter on audio datapath. • 1'b0: Bypass DC blocking filter • 1'b1: Use DC blocking filter (default)
[11]	PROG_FIR_COEFF_WE	Enables writing to the programmable coefficient RAM. • 1'b0: Disables write signal to the coefficient RAM (default). • 1'b1: Enables write signal to the coefficient RAM.
[10]	PROG_FIR_COEFF_EN	Enables the custom oversampling filter coefficients. • 1'b0: Uses a built-in filter selected by filter_shape (default). • 1'b1: Uses the coefficients programmed via prog_coeff_data.
[9:0]	RESERVED	N/A

Register 77: PROGRAM RAM ADDRESS

Bits	[7]	[6:0]
Default	1'b0	7'd0

Bits	Mnemonic	Description
[7]	PROG_FIR_COEFF_STAGE	Selects which stage of the filter to write. • 1'b0: Selects the 2x stage of the oversampling filter (default). • 1'b1: Selects the 4x stage of the oversampling filter.
[6:0]	PROG_FIR_COEFF_ADDR	Selects the coefficient address when writing custom coefficients for the oversampling filter.

Register 80-78: PROGRAM RAM DATA

Bits	[23:0]
Default	24'd0

Bits	Mnemonic	Description
[23:0]	PROG_FIR_COEFF_IN	A 24-bit signed filter coefficient that will be written to the address defined in prog_coeff_addr.

Register 81: VOLUME CH1

Bits	[7:0]
Default	8'h00

Bits	Mnemonic	Description
[7:0]	VOLUME_CH1	CH1 volume. 0dB to -127dB, 0.5dB steps. • 8'h00: 0dB (default) • 8'hFE: -127dB • 8'hFF: Mute

Register 82: VOLUME CH2

Bits	[7:0]
Default	8'h00

Bits	Mnemonic	Description
[7:0]	VOLUME_CH2	CH2 volume. 0dB to -127dB, 0.5dB steps. • 8'h00: 0dB (default) • 8'hFE: -127dB • 8'hFF: Mute

Register 83: VOLUME CH3

Bits	[7:0]
Default	8'h00

Bits	Mnemonic	Description
[7:0]	VOLUME_CH3	CH3 volume. 0dB to -127dB, 0.5dB steps. • 8'h00: 0dB (default) • 8'hFE: -127dB • 8'hFF: Mute

Register 84: VOLUME CH4

Bits	[7:0]
Default	8'h00

Bits	Mnemonic	Description
[7:0]	VOLUME_CH4	CH4 volume. 0dB to -127dB, 0.5dB steps. • 8'h00: 0dB (default) • 8'hFE: -127dB • 8'hFF: Mute

Register 86-85: DIGITAL GAIN

Bits	[15]	[14:12]	[11]	[10:8]	[7]	[6:4]	[3]	[2:0]
Default	1'b0	3'd0	1'b0	3'd0	1'b0	3'd0	1'b0	3'd0

Bits	Mnemonic	Description
[15]	MONO_VOLUME	All channel volumes controlled by the CH1 volume control. • 1'b0: Disabled (default) • 1'b1: Enabled
[14:12]	DIGITAL_GAIN_CH4	ADC CH2 gain boost. +0dB to +42dB, +6dB steps. • 3'd0: +0dB (default) • 3'd1: +6dB • 3'd2: +12dB • 3'd3: +18dB • 3'd4: +24dB • 3'd5: +30dB • 3'd6: +36dB • 3'd7: +42dB
[11]	RESERVED	N/A
[10:8]	DIGITAL_GAIN_CH3	ADC CH1 gain boost. +0dB to +42dB, +6dB steps. • 3'd0: +0dB (default) • 3'd1: +6dB • 3'd2: +12dB • 3'd3: +18dB • 3'd4: +24dB • 3'd5: +30dB • 3'd6: +36dB • 3'd7: +42dB
[7]	RESERVED	N/A

[6:4]	DIGITAL_GAIN_CH2	ADC CH2 gain boost. +0dB to +42dB, +6dB steps. • 3'd0: +0dB (default) • 3'd1: +6dB • 3'd2: +12dB • 3'd3: +18dB • 3'd4: +24dB • 3'd5: +30dB • 3'd6: +36dB • 3'd7: +42dB
[3]	RESERVED	N/A
[2:0]	DIGITAL_GAIN_CH1	ADC CH1 gain boost. +0dB to +42dB, +6dB steps. • 3'd0: +0dB (default) • 3'd1: +6dB • 3'd2: +12dB • 3'd3: +18dB • 3'd4: +24dB • 3'd5: +30dB • 3'd6: +36dB • 3'd7: +42dB

Register 87: PHASE INVERSION

Bits	**[7:4]**	**[3]**	**[2]**	**[1]**	**[0]**
Default	4'b1001	1'b0	1'b0	1'b0	1'b0

Bits	**Mnemonic**	**Description**
[7:4]	RESERVED	N/A
[3]	VOL_PHASE_INV_CH4	Inverts the phase of VOLUME_CH4. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[2]	VOL_PHASE_INV_CH3	Inverts the phase of VOLUME_CH3. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[1]	VOL_PHASE_INV_CH2	Inverts the phase of VOLUME_CH2. • 1'b0: Non-inverted (default) • 1'b1: Inverted
[0]	VOL_PHASE_INV_CH1	Inverts the phase of VOLUME_CH1. • 1'b0: Non-inverted (default) • 1'b1: Inverted

Register 88: VOLUME UP RAMP RATE

Bits	[7:0]
Default	8'h04

Bits	Mnemonic	Description
[7:0]	VOL_RAMP_RATE_UP	Linear step size from current volume to target volume, represented as a fraction of full-scale. $\text{ramp\_step [inc/sample]} = \frac{\text{VOL\_RAMP\_RATE\_UP}}{2^{12}}$ • 8'h00: Instant change • 8'h01: Slowest change • 8'h04: Default • 8'hFF: Fastest change

Register 89: VOLUME DOWN RAMP RATE

Bits	[7:0]
Default	8'h04

Bits	Mnemonic	Description
[7:0]	VOL_RAMP_RATE_DOWN	Linear step size from current volume to target volume, represented as a fraction of full-scale. $\text{ramp\_step [dec/sample]} = \frac{\text{VOL\_RAMP\_RATE\_DOWN}}{2^{12}}$ • 8'h00: Instant change • 8'h01: Slowest change • 8'h04: Default • 8'hFF: Fastest change

Register 93-90: THD COMP CH1/2

Bits	[31:16]	[15:0]
Default	16'h0000	16'h0000

Bits	Mnemonic	Description
[31:16]	THD_COMP_C3_CH12	A 16-bit signed coefficient for correcting for the ADC 3rd harmonic distortion. $output = x + c2 \cdot x^2 + c3 \cdot x^3$
[15:0]	THD_COMP_C2_CH12	A 16-bit signed coefficient for correcting for the ADC 2nd harmonic distortion. $output = x + c2 \cdot x^2 + c3 \cdot x^3$

Register 97-94: THD COMP CH3/4

Bits	[31:16]	[15:0]
Default	16'h0000	16'h0000

Bits	Mnemonic	Description
[31:16]	THD_COMP_C3_CH34	A 16-bit signed coefficient for correcting for the ADC 3rd harmonic distortion. $$output = x + c2 \cdot x^2 + c3 \cdot x^3$$
[15:0]	THD_COMP_C2_CH34	A 16-bit signed coefficient for correcting for the ADC 2nd harmonic distortion. $$output = x + c2 \cdot x^2 + c3 \cdot x^3$$

Register 98: PEAK DETECT ENABLE

Bits	[7:4]	[3]	[2]	[1]	[0]
Default	4'b0010	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7:4]	RESERVED	N/A
[3]	PEAK_DETECT_EN_CH4	Enables the ADC CH4 peak detector. • 1'b0: Disabled (default) • 1'b1: Enabled
[2]	PEAK_DETECT_EN_CH3	Enables the ADC CH3 peak detector. • 1'b0: Disabled (default) • 1'b1: Enabled
[1]	PEAK_DETECT_EN_CH2	Enables the ADC CH2 peak detector. • 1'b0: Disabled (default) • 1'b1: Enabled
[0]	PEAK_DETECT_EN_CH1	Enables the ADC CH1 peak detector. • 1'b0: Disabled (default) • 1'b1: Enabled

Register 99: PEAK DETECT CONFIG

Bits	[7]	[6]	[5]	[4:0]
Default	1'd0	1'b0	1'b0	5'd10

Bits	Mnemonic	Description
[7]	RESERVED	N/A
[6]	LOCK_PEAK_VALUE	Locks the current peak detector values, for reading back. • 1'b0: Peak detector value can update (default) • 1'b1: Peak detector value locked
[5]	RESERVED	N/A
[4:0]	PEAK_DECAY_RATE	Sets the speed at which the peak detector value will decay when greater than the input signal. • 5'd0: Instant decay • 5'd1: Fastest decay • 5'd10: Default value • 5'd22: Slowest decay • Others: Reserved

Register 103-100: PEAK THRESHOLDS

Bits	[31:24]	[23:16]	[15:8]	[7:0]
Default	8'hFF	8'hFF	8'hFF	8'hFF

Bits	Mnemonic	Description
[31:24]	PEAK_THRESH_CH4	Threshold value to trigger the PEAK_FLAG in the CH4 peak detector. Triggers if the input signal > PEAK_THRESH_CH4. • 8'h01: -47.44dB • 8'hFF: 0.56dB (default) $\text{threshold [dB]} = 20 \cdot \log10\left(\frac{\text{PEAK\_THRESH\_CH4}}{2^8 - 1}\right) + 0.56$
[23:16]	PEAK_THRESH_CH3	Threshold value to trigger the PEAK_FLAG in the CH3 peak detector. Triggers if the input signal > PEAK_THRESH_CH3. • 8'h01: -47.44dB • 8'hFF: 0.56dB (default) $\text{threshold [dB]} = 20 \cdot \log10\left(\frac{\text{PEAK\_THRESH\_CH3}}{2^8 - 1}\right) + 0.56$
[15:8]	PEAK_THRESH_CH2	Threshold value to trigger the PEAK_FLAG in the CH2 peak detector. Triggers if the input signal > PEAK_THRESH_CH2. • 8'h01: -47.44dB • 8'hFF: 0.56dB (default) $\text{threshold [dB]} = 20 \cdot \log10\left(\frac{\text{PEAK\_THRESH\_CH2}}{2^8 - 1}\right) + 0.56$
[7:0]	PEAK_THRESH_CH1	Threshold value to trigger the PEAK_FLAG in the CH1 peak detector. Triggers if the input signal > PEAK_THRESH_CH1. • 8'h01: -47.44dB • 8'hFF: 0.56dB (default) $\text{threshold [dB]} = 20 \cdot \log10\left(\frac{\text{PEAK\_THRESH\_CH1}}{2^8 - 1}\right) + 0.56$

Register 106-104: RESERVED

ASP Registers

Register 107: ASP CONTROL

Bits	[7:6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	2'd0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7:6]	RESERVED	N/A
[5]	ASP_SPI_FLASH_REG_RUN	Toggle to transfer a byte of data from the I2C registers over the SPI master interface.
[4]	ASP_TRUNCATION_MODE	ASP Truncation mode in the ASP cores. • 1'b0: Floor round (default) • 1'b1: TPDF round (required)
[3]	ASP_PROG_SOURCE_SEL	Selects which interface programs the ASP. • 1'b0: I2C programming (default) • 1'b1: SPI master programming
[2]	ASP_FLUSH_MEMS	Flushes the ASP memories, clearing any existing programming. Requires ASP_CORE_EN to not be set. • 1'b0: Keep current programming (default) • 1'b1: Erase programming
[1]	ASP_PROG_EN	Enables ASP programming. Programmed functionality overridden. • 1'b0: Programming disabled (default) • 1'b1: Programming enabled
[0]	ASP_CORE_EN	Enables programmed ASP functionality. • 1'b0: Disabled (default) • 1'b1: Enabled

Register 108: ASP BYPASS

Bits	[7:4]	[3]	[2]	[1]	[0]
Default	4'd0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7:4]	RESERVED	N/A
[3]	ASP_BYPASS_CH4	Bypasses the ASP core, but leaves it running. • 1'b0: Un-bypassed (default) • 1'b1: Bypassed
[2]	ASP_BYPASS_CH3	Bypasses the ASP core, but leaves it running. • 1'b0: Un-bypassed (default) • 1'b1: Bypassed
[1]	ASP_BYPASS_CH2	Bypasses the ASP core, but leaves it running. • 1'b0: Un-bypassed (default) • 1'b1: Bypassed
[0]	ASP_BYPASS_CH1	Bypasses the ASP core, but leaves it running. • 1'b0: Un-bypassed (default) • 1'b1: Bypassed

Register 109: RESERVED

Register 110: ASP PAIRED MODE

Bits	[7:6]	[5]	[4]	[3:0]
Default	2'd0	1'b0	1'b0	4'd0

Bits	Mnemonic	Description
[7:6]	RESERVED	N/A
[5]	ASP_PAIRED_MODE_CH24	Enables the ASP core paired mode between CH2 and CH4. • 1'b0: Disabled (default) • 1'b1: Enabled
[4]	ASP_PAIRED_MODE_CH13	Enables the ASP core paired mode between CH1 and CH3. • 1'b0: Disabled (default) • 1'b1: Enabled
[3:0]	RESERVED	N/A

Register 111: RESERVED

Register 112: ASP PRAM WRITE EN

Bits	[7:1]	[0]
Default	7'd0	1'b0

Bits	Mnemonic	Description
[7:1]	RESERVED	N/A
[0]	ASP_PRAM_WE	Enables writing to the ASP's program (PRAM) memory. Memory shared between all ASP cores. • 1'b0: Disabled (default) • 1'b1: Enabled

Register 113: ASP COEFF DATA WRITE EN

Bits	[7:4]	[3]	[2]	[1]	[0]
Default	4'd0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7:4]	RESERVED	N/A
[3]	ASP_COEFF_DATA_WE_CH4	Enables writing to the CH4 ASP core's coefficient (CRAM) and data (DRAM) memories. • 1'b0: Disabled (default) • 1'b1: Enabled
[2]	ASP_COEFF_DATA_WE_CH3	Enables writing to the CH3 ASP core's coefficient (CRAM) and data (DRAM) memories. • 1'b0: Disabled (default) • 1'b1: Enabled
[1]	ASP_COEFF_DATA_WE_CH2	Enables writing to the CH2 ASP core's coefficient (CRAM) and data (DRAM) memories. • 1'b0: Disabled (default) • 1'b1: Enabled
[0]	ASP_COEFF_DATA_WE_CH1	Enables writing to the CH1 ASP core's coefficient (CRAM) and data (DRAM) memories. • 1'b0: Disabled (default) • 1'b1: Enabled

Register 114: ASP PROG MEM ADDR

Bits	[7:0]
Default	8'h00

Bits	Mnemonic	Description
[7:0]	ASP_PROG_MEM_ADDR	Selects the address of the programmable memories when programming the ASP. If writing to the CRAM or DRAM ASP_PROG_MEM_ADDR[7] selects the momory accessed. • 1'b0: DRAM • 1'b1: CRAM When ASP programming is disabled, acts as the DMA_ADDR offset.

Register 118-115: ASP PROG MEM DATA

Bits	[31:0]
Default	32'd0

Bits	Mnemonic	Description
[31:0]	ASP_PROG_MEM_DATA	32-bit data written to the programmable memories at address ASP_PROG_MEM_ADDR. The memory written to, depends on which write enable is toggled. If writing to the PRAM, use ASP_PROG_RAM_WE, and data format is {insn[i + 256], insn[i]}. If writing to the stacks, use ASP_PROG_STACK_WE_CHx. When ASP programming is disabled acts as the first DMA data element.

Register 122-119: DMA DATA2

Bits	[31:0]
Default	32'd0

Bits	Mnemonic	Description
[31:0]	DMA_DATA2	32-bit DMA data element to be written to an ASP core CRAM at address DMA_ADDR + 1.

Register 126-123: DMA DATA3

Bits	[31:0]
Default	32'd0

Bits	Mnemonic	Description
[31:0]	DMA_DATA3	32-bit DMA data element to be written to an ASP core CRAM at address DMA_ADDR + 2.

Register 130-127: DMA DATA4

Bits	[31:0]
Default	32'd0

Bits	Mnemonic	Description
[31:0]	DMA_DATA4	32-bit DMA data element to be written to an ASP core CRAM at address DMA_ADDR + 3.

Register 134-131: DMA DATA5

Bits	[31:0]
Default	32'd0

Bits	Mnemonic	Description
[31:0]	DMA_DATA5	32-bit DMA data element to be written to an ASP core CRAM at address DMA_ADDR + 4.

Register 138-135: DMA DATA6

Bits	[31:0]
Default	32'd0

Bits	Mnemonic	Description
[31:0]	DMA_DATA6	32-bit DMA data element to be written to an ASP core CRAM at address DMA_ADDR + 5.

Register 142-139: DMA DATA7

Bits	[31:0]
Default	32'd0

Bits	Mnemonic	Description
[31:0]	DMA_DATA7	32-bit DMA data element to be written to an ASP core CRAM at address DMA_ADDR + 6.

Register 146-143: DMA DATA8

Bits	[31:0]
Default	32'd0

Bits	Mnemonic	Description
[31:0]	DMA_DATA8	32-bit DMA data element to be written to an ASP core CRAM at address DMA_ADDR + 7.

Register 147: DMA CORE MASK

Bits	[7:4]	[3]	[2]	[1]	[0]
Default	4'd0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7:4]	RESERVED	N/A
[3]	DMA_CORE_MASK_CH4	Masks the CH4 ASP core, allowing the DMA to update the core's CRAM. • 1'b0: Disabled (default) • 1'b1: Enabled
[2]	DMA_CORE_MASK_CH3	Masks the CH3 ASP core, allowing the DMA to update the core's CRAM. • 1'b0: Disabled (default) • 1'b1: Enabled
[1]	DMA_CORE_MASK_CH2	Masks the CH2 ASP core, allowing the DMA to update the core's CRAM. • 1'b0: Disabled (default) • 1'b1: Enabled
[0]	DMA_CORE_MASK_CH1	Masks the CH1 ASP core, allowing the DMA to update the core's CRAM. • 1'b0: Disabled (default) • 1'b1: Enabled

Register 148: DMA WRITE EN

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7]	DMA_DATA8_WE	DMA DATA8 write enable, loads into CRAM[DMA_ADDR+7]. Toggle to 1'b0 before updating DMA_DATA8 or DMA_ADDR. • 1'b0: DMA load inactive (default) • 1'b1: DMA load active
[6]	DMA_DATA7_WE	DMA DATA7 write enable, loads into CRAM[DMA_ADDR+6]. Toggle to 1'b0 before updating DMA_DATA7 or DMA_ADDR. • 1'b0: DMA load inactive (default) • 1'b1: DMA load active
[5]	DMA_DATA6_WE	DMA DATA6 write enable, loads into CRAM[DMA_ADDR+5]. Toggle to 1'b0 before updating DMA_DATA6 or DMA_ADDR. • 1'b0: DMA load inactive (default) • 1'b1: DMA load active
[4]	DMA_DATA5_WE	DMA DATA5 write enable, loads into CRAM[DMA_ADDR+4]. Toggle to 1'b0 before updating DMA_DATA5 or DMA_ADDR. • 1'b0: DMA load inactive (default) • 1'b1: DMA load active
[3]	DMA_DATA4_WE	DMA DATA4 write enable, loads into CRAM[DMA_ADDR+3]. Toggle to 1'b0 before updating DMA_DATA4 or DMA_ADDR. • 1'b0: DMA load inactive (default) • 1'b1: DMA load active
[2]	DMA_DATA3_WE	DMA DATA3 write enable, loads into CRAM[DMA_ADDR+2]. Toggle to 1'b0 before updating DMA_DATA3 or DMA_ADDR. • 1'b0: DMA load inactive (default) • 1'b1: DMA load active
[1]	DMA_DATA2_WE	DMA DATA2 write enable, loads into CRAM[DMA_ADDR+1]. Toggle to 1'b0 before updating DMA_DATA2 or DMA_ADDR. • 1'b0: DMA load inactive (default) • 1'b1: DMA load active
[0]	DMA_DATA1_WE	DMA DATA1 write enable, loads into CRAM[DMA_ADDR]. Toggle to 1'b0 before updating DMA_DATA1 or DMA_ADDR. • 1'b0: DMA load inactive (default) • 1'b1: DMA load active

Register 149: SPI MASTER CONFIG

Bits	[7:4]	[3]	[2]	[1]	[0]
Default	4'd0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7:4]	SPI_M_PULSE_WIDTH	Sets the master SCLK frequency. $\text{SCLK [Hz]} = \frac{\text{MCLK}}{2 \cdot \text{SPI\_M\_PULSE\_WIDTH}}$
[3]	SPI_M_EN	Enable the SPI Master • 1'b0: Disabled (default) • 1'b1: Enabled
[2]	SPI_M_MODE	SPI Mode • 1'b0: Mode 0 (default) • 1'b1: Mode 3
[1]	SPI_M_SEND_BYTE	Triggers the SPI master to send the current byte in SPI_M_DATA_O to the slave device. • 1'b0: Do not send byte (default) • 1'b1: Send byte to SPI slave device
[0]	SPI_M_START	Start/stop SPI master transactions. • 1'b0: Transactions stopped (default) • 1'b1: Transactions started

Register 150: SPI MASTER DATA OUT

Bits	[7:0]
Default	8'h00

Bits	Mnemonic	Description
[7:0]	SPI_M_DATA_O	Data byte to send over the SPI master interface.

Readback Registers

Register 224: CODEC VALIDITY READ

Bits	[7]	[6]	[5]	[4:0]
Default	-	-	-	-

Bits	Mnemonic	Description
[7]	RESERVED	N/A
[6]	TDM_DEC_VALID	TDM decoder valid flag.
[5]	TDM_ENC_VALID	TDM encoder valid flag.
[4:0]	AUTO_CH_NUM	Automatic TDM channel number tuning result.

Register 225: CHIP ID

Bits	[7:0]
Default	8'h8F

Bits	Mnemonic	Description
[7:0]	CHIP_ID	• ES9843PRO: 0x8F

Register 229-226: RESERVED

Register 230: AUTO FS READ

Bits	[7]	[6]	[5:0]
Default	-	-	-

Bits	Mnemonic	Description
[7]	EN_64FS_MODE_AUTO	Result {Z} of the automatic sample rate detect (reg0[3] AUTO_FS_DETECT) logic, running the device in 64FS mode. • 1'b0: 64FS disabled • 1'b1: 64FS enabled
[6]	MCLK_128FS_HALF_DIV_AUTO	Result {Y} of the automatic sample rate detect (reg0[3] AUTO_FS_DETECT) logic. • 1'b0: MCLK_128FS is an integer multiple of MCLK, Y = 1. • 1'b1: MCLK_128FS is a (X+1)*0.5 multiple of MCLK, Y = 2.
[5:0]	MCLK_128FS_DIV_AUTO	Result {X} of the automatic sample rate detect (reg0[3] AUTO_FS_DETECT) logic. $FS[Hz] = \frac{Y \cdot MCLK}{(X+1) \cdot \left(\frac{128^{Z}}{2}\right)}$

Register 231: CLOCK VALIDITY

Bits	[7:3]	[2]	[1]	[0]
Default	-	-	-	-

Bits	Mnemonic	Description
[7:3]	RESERVED	N/A
[2]	RATIO_VALID	Validity of the MCLK/MCLK_128FS ratio. • 1'b0: Invalid ratio • 1'b1: Valid ratio
[1]	BCK_INVALID	Validity of the BCK signal, requires BCK_MONITOR to be enabled.
[0]	WS_INVALID	Validity of the WS signal, requires WS_MONITOR to be enabled.

Register 233-232: GPIO READBACK

Bits	[15:11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	-	-	-	-	-	-	-	-	-	-	-	-

Bits	Mnemonic	Description
[15:11]	RESERVED	N/A
[10]	GPIO11_R	GPIO11 input readback.
[9]	GPIO10_R	GPIO10 input readback.
[8]	GPIO9_R	GPIO9 input readback.
[7]	GPIO8_R	GPIO8 input readback.
[6]	GPIO7_R	GPIO7 input readback.
[5]	GPIO6_R	GPIO6 input readback.
[4]	GPIO5_R	GPIO5 input readback.
[3]	GPIO4_R	GPIO4 input readback.
[2]	GPIO3_R	GPIO3 input readback.
[1]	GPIO2_R	GPIO2 input readback.
[0]	GPIO1_R	GPIO1 input readback.

Register 234: ADC OVERLOAD FLAGS

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	-	-	-	-	-	-	-	-

Bits	Mnemonic	Description
[7]	ADC_OVERLOAD_FLAG_CH4	CH4 ADC modulator overload flag. • 1'b0: No overload • 1'b1: ADC modulator overloaded
[6]	ADC_OVERLOAD_FLAG_CH3	CH3 ADC modulator overload flag. • 1'b0: No overload • 1'b1: ADC modulator overloaded
[5]	ADC_OVERLOAD_FLAG_CH2	CH2 ADC modulator overload flag. • 1'b0: No overload • 1'b1: ADC modulator overloaded
[4]	ADC_OVERLOAD_FLAG_CH1	CH1 ADC modulator overload flag. • 1'b0: No overload • 1'b1: ADC modulator overloaded
[3]	ADC_OVERLOAD_FLAG_LAT_CH4	Latched CH4 ADC modulator overload flag. • 1'b0: No overload • 1'b1: ADC modulator overloaded Note: Requires Reg 33[7] to clear flag.
[2]	ADC_OVERLOAD_FLAG_LAT_CH3	Latched CH3 ADC modulator overload flag. • 1'b0: No overload • 1'b1: ADC modulator overloaded Note: Requires Reg 33[6] to clear flag.
[1]	ADC_OVERLOAD_FLAG_LAT_CH2	Latched CH2 ADC modulator overload flag. • 1'b0: No overload • 1'b1: ADC modulator overloaded Note: Requires Reg 33[5] to clear flag.
[0]	ADC_OVERLOAD_FLAG_LAT_CH1	Latched CH1 ADC modulator overload flag. • 1'b0: No overload • 1'b1: ADC modulator overloaded Note: Requires Reg 33[4] to clear flag.

Register 235: PEAK FLAGS

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	-	-	-	-	-	-	-	-

Bits	Mnemonic	Description
[7]	PEAK_FLAG_CH4	ADC CH4 peak detector flag. • 1'b0: CH4 input signal ≤ PEAK_THRESH_CH4 • 1'b1: CH4 input signal > PEAK_THRESH_CH4
[6]	PEAK_FLAG_CH3	ADC CH3 peak detector flag. • 1'b0: CH3 input signal ≤ PEAK_THRESH_CH3 • 1'b1: CH3 input signal > PEAK_THRESH_CH3
[5]	PEAK_FLAG_CH2	ADC CH2 peak detector flag. • 1'b0: CH2 input signal ≤ PEAK_THRESH_CH2 • 1'b1: CH2 input signal > PEAK_THRESH_CH2
[4]	PEAK_FLAG_CH1	ADC CH1 peak detector flag. • 1'b0: CH1 input signal ≤ PEAK_THRESH_CH1 • 1'b1: CH1 input signal > PEAK_THRESH_CH1
[3]	PEAK_FLAG_LAT_CH4	ADC CH4 latched peak detector flag. • 1'b0: CH4 input signal ≤ PEAK_THRESH_CH4 • 1'b1: CH4 input signal > PEAK_THRESH_CH4 Note: Requires reg26-27[15] STATUS_CLEAR_CH4_PEAK_LATCH to clear flag.
[2]	PEAK_FLAG_LAT_CH3	ADC CH3 latched peak detector flag. • 1'b0: CH3 input signal ≤ PEAK_THRESH_CH3 • 1'b1: CH3 input signal > PEAK_THRESH_CH3 Note: Requires reg26-27[14] STATUS_CLEAR_CH3_PEAK_LATCH to clear flag.
[1]	PEAK_FLAG_LAT_CH2	ADC CH2 latched peak detector flag. • 1'b0: CH2 input signal ≤ PEAK_THRESH_CH2 • 1'b1: CH2 input signal > PEAK_THRESH_CH2 Note: Requires reg26-27[13] STATUS_CLEAR_CH2_PEAK_LATCH to clear flag.
[0]	PEAK_FLAG_LAT_CH1	ADC CH1 latched peak detector flag. • 1'b0: CH1 input signal ≤ PEAK_THRESH_CH1 • 1'b1: CH1 input signal > PEAK_THRESH_CH1 Note: Requires reg26-27[12] STATUS_CLEAR_CH1_PEAK_LATCH to clear flag.

Register 237-236: PEAK CH1 READ

Bits	[15:0]
Default	-

Bits	Mnemonic	Description
[15:0]	PEAK_LEVEL_CH1	ADC CH1 peak detector value readback. $\text{Peak [dB]} = 20 \cdot \log10\left(\frac{\text{PEAK\_LEVEL\_CH1}}{2^{16}-1}\right)$

Register 239-238: PEAK CH2 READ

Bits	[15:0]
Default	-

Bits	Mnemonic	Description
[15:0]	PEAK_LEVEL_CH2	ADC CH2 peak detector value readback. $\text{Peak [dB]} = 20 \cdot \log10\left(\frac{\text{PEAK\_LEVEL\_CH2}}{2^{16}-1}\right)$

Register 241-240: PEAK CH3 READ

Bits	[15:0]
Default	-

Bits	Mnemonic	Description
[15:0]	PEAK_LEVEL_CH3	ADC CH3 peak detector value readback. $\text{Peak [dB]} = 20 \cdot \log10\left(\frac{\text{PEAK\_LEVEL\_CH3}}{2^{16}-1}\right)$

Register 243-242: PEAK CH4 READ

Bits	[15:0]
Default	-

Bits	Mnemonic	Description
[15:0]	PEAK_LEVEL_CH4	ADC CH4 peak detector value readback. $\text{Peak [dB]} = 20 \cdot \log10\left(\frac{\text{PEAK\_LEVEL\_CH4}}{2^{16}-1}\right)$

Register 246-244: PROG COEFF OUT READ

Bits	[23:0]
Default	-

Bits	Mnemonic	Description
[23:0]	PROG_FIR_COEFF_OUT	Programmable FIR coefficient readback

Register 247: RESERVED

Register 249-248: SPI MASTER BUSY

Bits	[15]	[14:0]
Default	-	

Bits	Mnemonic	Description
[15]	SPI_M_ASP_PROG_BUSY	Current state of the SPI master bus, during the automated ASP programming. • 1'b0: SPI master bus idle • 1'b1: SPI master bus busy
[14:0]	RESERVED	N/A

Register 254-250: RESERVED

Register 255: SPI MASTER DATA IN

Bits	[7:0]
Default	-

Bits	Mnemonic	Description
[7:0]	SPI_M_DATA_I	Byte of data read from the SPI slave device.

ES9843PRO Reference Schematic

Hardware (HW) Mode



Figure 28 - ES9843PRO Hardware Mode Reference Schematic

Note: The ES9843PRO 40QFN package has an exposed pad (Pin 41) that should be connected to ground.

Software (SW) Mode



Figure 29 - ES9843PRO Software Mode Reference Schematic

Note: The ES9843PRO 40QFN package has an exposed pad (Pin 41) that should be connected to ground.

Differential Input Stage



Figure 30 - Recommended Differential Input Stage

Single-Ended Input Stage



Figure 31 - Recommended Single-Ended Input Stage

Power Supply



Figure 32 - Recommended Power Supply

ES9843PRO PCB Layout Guidelines

To maximize performance of the ES9843PRO ESS Technology makes the following PCB Layout recommendations:

1. Use of a 4+ layer PCB with an uninterrupted ground plane immediately beneath the chip. Both analog and digital ground signal can be connected here.
2. All bypass capacitors to be placed as close to the chip as possible while keeping clear ground paths between them and the chip's ground pins.
3. The use of multiple vias for each supply near its bypass capacitor and chip ground pin.
4. Minimize the use of vias for high-speed data and clock lines and avoid routing them near or directly underneath the analog output signals.
5. Ensure the package pad is connected to ground plane on the back side of the PCB with multiple vias for heat dissipation.



Figure 33 - ES9843PRO Recommended PCB Layout Guidelines

40 QFN Package Dimensions



JEDEC OUTLINE	MO-220		
PKG CODE	WQFN(X540)		
SYMBOLS	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.203 REF.		
b	0.15	0.20	0.25
D	5.00 BSC		
E	5.00 BSC		
e	0.40 BSC		
L	0.35	0.40	0.45
L1	0.33	0.38	0.43
K	0.20	–	–

PAD SIZE	D2			E2			LEAD FINISH		JEDEC CODE
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	Pure Tin	PPF	
A150X15R MIL	3.40	3.50	3.60	3.40	3.50	3.60	V	X	W(V)HHE-1

NOTES :

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION b SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
3. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

Figure 34 - ES9843PRO 40 QFN Package Dimensions

40 QFN Top View Marking



	Dimension in mm						
Package Type	A	B	C	D	E	F	G
QFN 5mm x 5mm	4.0	1.6	0.2	0.4	0.2	0.1	0.3

T	Tracking number
W	Work week
Y	Last digit of year
L	Lot number
R	Silicon Revision

Marking is subject to change. This drawing is not to scale.

Figure 35 - ES9843PRO 40 QFN Top View Marking

Reflow Process Considerations

Temperature Controlled

For lead-free soldering, the characterization and optimization of the reflow process is the most important factor to consider.

The lead-free alloy solder has a melting point of 217°C. This alloy requires a minimum reflow temperature of 235°C to ensure good wetting. The maximum reflow temperature is in the 245°C to 260°C range, depending on the package size (RPC-2-Pb-Free Process - Classification Temperatures (Tc)). This narrows the process window for lead-free soldering to 10°C to 20°C.

The increase in peak reflow temperature in combination with the narrow process window makes the development of an optimal reflow profile a critical factor for ensuring a successful lead-free assembly process. The major factors contributing to the development of an optimal thermal profile are the size and weight of the assembly, the density of the components, the mix of large and small components, and the paste chemistry being used.

Reflow profiling needs to be performed by attaching calibrated thermocouples well adhered to the device as well as other critical locations on the board to ensure that all components are heated to temperatures above the minimum reflow temperatures and that smaller components do not exceed the maximum temperature limits (Table RPC-2).

To ensure that all packages can be successfully and reliably assembled, the reflow profiles studied and recommended by ESS are based on the JEDEC/IPC standard J-STD-020 revision D.1.



Figure 36 - IR/Convection Reflow Profile (IPC/JEDEC J-STD-020D.1)

Reflow is allowed 3 times. Caution must be taken to ensure time between re-flow runs does not exceed the allowed time by the moisture sensitivity label. If the time elapsed between the re-flows exceeds the moisture sensitivity time, bake the board according to the moisture sensitivity label instructions.

Manual

Allowed up to 2 times with maximum temperature of 350ºC no longer than 3 seconds.

RPC-1 Classification Reflow Profile

Profile Feature	Pb-Free Assembly
Preheat/Soak Temperature Min (Tsmin) Temperature Max (Tsmax) Time (ts) from (Tsmin to Tsmax)	 150°C 200°C 60-120 seconds
Ramp-up rate (TL to Tp)	3°C / second maximum
Liquidous temperature (TL) Time (tL) maintained above TL	217°C 60-150 seconds
Peak package body temperature (Tp)	For users Tp must not exceed the classification temp in Table RPC-2. For suppliers Tp must equal or exceed the Classification temp in Table RPC-2.
Time (tp)* within 5°C of the specified classification temperature (Tc)	30* seconds
Ramp-down rate (Tp to TL)	6°C / second maximum
Time 25°C to peak temperature	8 minutes maximum
* Tolerance for peak profile temperature (Tp) is defined as a supplier minimum and a user maximum.	

Table 40 - RPC-1 Classification Reflow Profile

All temperatures refer to the center of the package, measured on the package body surface that is facing up during assembly reflow (e.g., live-bug). If parts are reflowed in other than the normal live-bug assembly reflow orientation (i.e., dead-bug), Tp shall be within ±2°C of the live-bug Tp and still meet the Tc requirements, otherwise, the profile shall be adjusted to achieve the latter. To accurately measure actual peak package body temperatures, refer to JEP140 for recommended thermocouple use.

Reflow profiles in this document are for classification/preconditioning and are not meant to specify board assembly profiles. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed the parameters in Table RPC-1.

For example, if Tc is 260°C and time tp is 30 seconds, this means the following for the supplier and the user.
For a supplier: The peak temperature must be at least 260°C. The time above 255°C must be at least 30 seconds.
For a user: The peak temperature must not exceed 260°C. The time above 255°C must not exceed 30 seconds.

All components in the test load shall meet the classification profile requirements.

RPC-2 Pb-Free Process - Classification Temperatures (Tc)

Package Thickness	Volume mm3, <350	Volume mm3, 350 to 2000	Volume mm3, >2000
<1.6 mm	260°C	260°C	260°C
1.6 mm – 2.5 mm	260°C	250°C	245°C
>2.5 mm	250°C	245°C	245°C

Table 41 - RPC-2 Pb Free Classification Temperatures

At the discretion of the device manufacturer, but not the board assembler/user, the maximum peak package body temperature (Tp) can exceed the values specified in Table RPC-2. The use of a higher Tp does not change the classification temperature (Tc).

Package volume excludes external terminals (e.g., balls, bumps, lands, leads) and/or nonintegral heat sinks.

The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages may still exist.

Ordering Information

Part Number	Description	Package
ES9843QPRO	SABRE® 4 Channel SMART ADC with ASP2	5mm x 5mm 40 QFN

Table 42 - Ordering Information

Revision History

Current Version 0.4.1

Rev.	Date	Notes
0.3	May 12th, 2025	Initial release
0.4.1	November 26, 2025	• Updated GPIO Configuration > CHx Detection Flags register numbers • Fixed ADDR1 and ADDR2 address order for I²C Slave Interface Commands • Updated schematic component numbering • Added 40QFN Package Dimensions and Top View Marking • Added Shift Register Control for SPI Master Interface • Added THD Compensation and Channel Summing sections • Updated Input Stages and Ordering information • Updated Pin 24 Description in pinout • Added PCB Layout Guidelines • Updated TDM Encoder Daisy Chain • Updated Hardware Mode FS Column in HW mode pin configurations table • Updated Peak Thresh Equations for Registers 100-103 • Updated Audio Input/Output Formats • Updated S/PDIF Encoder • Updated RAW Format • Updated I/O Electrical Characteristics • Updated Feature List • Updated Recommended Power Up/Down Sequence • Updated SPI Slave Interface Timing values • Updated PCM Filter Latency • Updated Register 249-248[15] description • Updated Register 23[0] • Unreserved Registers 15[5], 90-97 • Added Bit-Clock and Word-Select timing