

LED Controller/driver


General Description

ET6218R is an LED Controller driver on a 1/7 to 1/8 duty factor. 7 segment output lines, 4 grid output lines, 1 segment/grid output lines, one display memory, control circuit, key scan circuit are all incorporated into a single chip to build a highly reliable peripheral device for a single chip microcomputer. Serial data is fed to ET6218R via a three-line serial interface, ET6218R pin assignments and application circuit are optimized for easy PCB Layout and cost saving advantages.

Features

- CMOS Technology
- Low Power Consumption
- Multiple Display Modes(4~5 Grid, 7~8 segment)
- Key scaning(7×1 Matrix)
- 8-step Dimming Circuitry
- Serial Interface for Clock, Data Input/Output, Strobe Pins
- Available in 18-pin, DIP Package

Pin Configurations




Pin Description

Pin No.	Pin Name	I/O	Description
5	DI/O(DIN&DOUT)	I/O	Data I/O Pin(N-channel, Open-Drain) This pin outputs serial data at the falling edge of the shift clock and inputs serial data at the rising edge of the shift clock(starting from the lower bit)
6	CLK	I	Clock Input Pin This pin reads serial data at the rising edge and outputs data at the falling edge
7	STB	I	Serial Interface Strobe Pin The data input after the STB has fallen is processed as a command When this pin is "HIGH", CLK is ignored
8	K1	Ι	Key Data Input Pins The data sent to these pins are latched at the end of the display cycle (Interface Pull-Low Resistor)
2	GND	_	Ground Pin
10~16	SG1/KS1~ SG7/KS7	О	Segment Output Pins(p-channel, open drain) Also acts as the Key Source
17	SG14/GR5	O	Segment/Grid Output Pins
9	VDD		Power Supply
1,3,4,18	GR4∼GR1	0	Grid Output Pins


INPUT/OUTPUT CONFIGURATIONS

The schematic diagrams of the input and output circuits of the logic section are shown below.


1. Input Pins: CLK, STB&DIN(DI/O)




2. Input Pins: K1




3. Output Pins: DOUT(DI/O), GR1~GR4




4. Output Pins: SG1~SG7



5. SG14/GR5



Block Diagram



Functional Description

COMMANDS

A command is the first byte($b0\sim b7$) inputted to ET6218R via the DI/O Pin after STB Pin has changed from HIGH to LOW State. If for some reason the STB Pin is set to HIGH while data or commands are being transmitted, the serial communication is initialized, and the data/commands being transmitted are considered invalid.

Command 1: Display Mode Setting Commands

ET6218R provides 2 display mode settings as shown in the diagram below: As started earlier a command is the first one byte($b0\sim b7$) transmitted to ET6218R via the DI/O Pin when STB is LOW. However, for these commands,the bit 3 to bit $6(b2\sim b5)$ are ignored,bit 7&bit $8(b6\sim b7)$ are given a value of 0.

The Display Mode Setting Commands determine the number of segments and grids to be used (7 to 8 segments,4 to 5 grids). A display command ON must be excuted in order to resume display. If the same mode setting is selected, no command execution is take place, therefore, nothing happens. When Power is turned ON,the 7-grid, 10-segment modes is selected.

MSB					LSB
0	0	 	 _	b1	b0

b2∼b5: Not Relevant

Display Mode Setting:

b1,b0—0 0: 4 Grids,8 Segments

b1,b0—0 1: 5 Grids,7 Segments

Command 2:Data Setting Commands

Data Setting Commands executes the Data Write or Data Read Modes for ET6218R. The data Setting Command, the bits 5 and 6(b4,b5) are ignored, bit 7(b6) is given the value of 1 while bit 8(b7) is given the value of 0. Please refer to the diagram below. When Power is turned ON, bit 4 to bit $1(b3 \sim b0)$ are given the value of 0.

MSB							LSB
0	1	_	_	b3	b2	b1	b0

b4,b5: Not Relevant

Mode Setting: b3 —0: Normal Operation

Mode b3—1: Test Mode

Address Increment Mode Settings(Display Mode):

b2—0: Increment Address after Data has been Written

b2—1: Fixes Address


Data Write&Read Mode Setting:

b1,b0—0 0: Write Data to Display Mode

b1,b0—10: Read Key Data

ET6218R KEY MATRIX&KEY INPUT DATA STORAGE RAM

ET6218R Key Matrix consists of 7×1 array as shown below:



Each data entered by each key is stored as follows and read by a READ Command, starting from the last significant bit of the next data(b7) is read.

K1	K1		READING
SG1/KS1	SG2/KS2	X	SEQUENCE
SG3/KS3	SG4/KS4	X	
SG5/KS5	SG6/KS6	X	
SG7/KS7		X	
b0	b3	b6	\

Note: b6 do not care.

Command 3: Address Setting Commands

Address Setting Commands are used to set the address of the display memory. The address is considered valid if it has a value of 00H to 0DH. If the address is set to 0EH or higher, the data is ignored until a valid address is set. When power is turned ON, the address is set at 00H.

MSB		,					LSB
1	1	_	_	b3	b2	b1	b0

b4,b5: Not Relevant

The address of b3~b0: 00H~0DH

DISPLAY MODE AND RAM ADDRESS

Data transmitted from an external device to ET6218R via the interface are stored in the Display RAM and

are assigned address. The RAM addresses of ET6218R are given below in 8 bits unit.

SG1SG4	SG5SG8	SG9SG12	SG13SG14	
$00H_{L}$	$00 H_{\mathrm{U}}$	$01 H_{ m L}$	$01H_{\mathrm{U}}$	DIG1
$02H_{L}$	$02H_{\mathrm{U}}$	$03H_{ m L}$	$03H_{\mathrm{U}}$	DIG2
$04 \mathrm{H_{L}}$	$04 H_{ m U}$	$05H_{\rm L}$	$05H_{\mathrm{U}}$	DIG3
$06H_L$	$06H_{\mathrm{U}}$	$07H_{\rm L}$	$07H_{\mathrm{U}}$	DIG4
$08H_{L}$	$08 { m H}_{ m U}$	$09H_{L}$	$09H_{\mathrm{U}}$	DIG5

b0b3	b4b7
${ m xxH_L}$	xxH_U
Lower 4 bits	Higher 4 bits

Command 4: Display Control Commands

The Display Control Commands are used to turn ON or OFF a display. It also used to set the pulse width. Please refer to the diagram below. When the power is turned ON,a 1/16 pulse width is selected and the displayed is turned OFF(the key scaning is stopped).

MSB						LSB
1	0	 	b3	b2	b1	b0

b4,b5 : Not Relevant

Display Setting: b3—0: Display OFF(Key Scan Continues)

b3—1: Display ON

Dimming Quantity Setting:

000: Pulse width=1/16

001: Pulse width =2/16

010: Pulse width = 4/16

011: Pulse width = 10/16

100: Pulse width =11/16


101: Pulse width =12/16

110: Pulse width = 13/16

111: Pulse width =14/16

SCANNING AND DISPLAY TIMING


The Key Scanning and Display Timing diagram is given below. One cycle of key scanning consists of 2 frames. The data of the are 7×1 matrix is stored in the RAM.




SERIAL COMMUNICATION FORMAT

The following diagram shows the ET6218R serial communication format. The DI/O(DIN,DOUT) Pin is an N-channel, open-drain pin, therefore, it is highly recommended that an external pull-up resistor ($1K\sim10K$) must be connected to DI/O.

Reception(Data/Command Writer)



Transmission(Data Read)




t_{wait}(waiting time)≥1µs

It must be noted that when the data is read, the waiting time(twait) between the rising of the eighth clock that has set the command and the galling of the first clock that has read the data is greater or equal to 1µs.

SWITCHING CHARACTERISTIC WAVEFORM

ET6218R Switching Characteristics Waveform is given below.



$$\begin{split} & PW_{CLK} \ \, (Clock \ Pulse \ Width) \ge & 400ns \\ & t_{setup} \ \, (Data \ Setup \ Time) \ge & 100ns \\ & t_{CLK-STB} \ \, (Clock-Strobe \ Time) \ge & 1\mu s \\ & t_{TZH} \ \, (Rise \ Time) \le & 1\mu s \\ & fosc=Ocillation \ \, Frequency \\ & t_{TZL} < & 1\mu s \end{split}$$


 $\begin{array}{l} PW_{STB} \ (Strobe\ Pulse\ Width) \ge & 1\mu s \\ t_{hold} \ (Data\ Hold\ Time) \ge & 100ns \\ t_{THZ} \ (Fall\ Time) \le & 10\mu s \\ t_{PZL} \ (Propagation\ Delay\ Time) \le & 100ns \\ t_{PLZ} \ (Propagation\ Delay\ Time) \le & 300ns \\ t_{TLZ} < & 10\mu s \end{array}$

Note: Test condition under

 t_{THZ} (Pull low risistor=10k Ω , Loading capacitor=300pf) t_{TLZ} (Pull low risistor=10 k Ω , Loading capacitor=300pf)

APPLICATION

1. Display memory is updated by incrementing addresses. Please refer to the following diagram.



Command 1: Display Mode Setting Command

Command 2: Data Setting Command


Command 3: Address Setting Command

Data 1∼n: Transfer Display Data(14 Bytes max)

Command 4: Display Control Command

2. The following diagram shows the waveform when updating specific addresses.

STB





Command 2: Data Setting

Command Command 3: Address Setting Command

Data: Display Data

RECOMMENDED SOFTWARE PROGRAMMING FLOWCHART START Delay 200 ms SET COMMAND2 (Writer Data) SET COMMAND3 Clear Display RAM (See Note 5) SET COMMAND1 INITIAL SETTING SET COMMAND4 (88H-87H: Display OFF) SET COMMAND1 SET COMMAND4 (88H-8FH: Display ON) MAIN PROGRAM SET COMMAND2 (READ KEY & WRITER DATA INCLUDED) MAIN SET LOOP COMMAND3 SET COMMAND1 SET COMMAND4 END

Note: 1. Command 1: Display Mode Commands

- 2. Command 2: Data Setting Commands
- 3. Command 3: Address Setting Commands
- 4. Command 4: Display Control Commnads

When IC power is applied for the first time, the contents of the Display RAM is not defined; thus, it is strongly suggested that the contents of the Display RAM must be cleared during the initial setting.

Absolute Maximum Ratings (Ta = 25%, GND = 0V)

Parameter	Symbol	Ratings	Unit
Supply Voltage	$V_{ m DD}$	- 0.5∼+7	V
Logic Input Voltage	$V_{\rm I}$	$-0.5 \sim V_{DD} + 0.5$	V
Driver Output Current	I_{OLGR}	+250	mA
Driver Output Current	I_{OHSG}	-50	mA
Maximum Driver Output Current/Total	I_{TOTAL}	400	mA
Operating Temperature	T_{opr}	- 40~+85	$^{\circ}$
Storage Temperature	T_{stg}	- 55∼+150	${\mathbb C}$

Recommended Operating Range (Ta = -20 \sim +70°C, GND = 0V)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Logic Supply Voltage	$V_{ m DD}$	3	5	5.5	V
Dynamic Current(see Note)	I_{DDdyn}		_	5	mA
High-Level Input Voltage	V_{IH}	$0.6V_{DD}$	_	$ m V_{DD}$	V
Low- Level Input Voltage	V_{IL}	0	_	$0.3V_{DD}$	V

Note: Test Condition: Set Display Control Commands=80H(Display Turn OFF State&under no load)


Electrical Characteristics ($V_{DD} = 5V$, GND = 0V, $Ta = 25^{\circ}C$)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
High-Level Output Current	I_{OHSG1}	V_{O} = V_{DD} -2 V , SG1 \sim SG7, SG14	-20	-25	-40	mA
Trigii-Level Output Current	I_{OHSG2}	V_{O} = V_{DD} -3 V , SG1 \sim SG7, SG14	-25	-30	-50	mA
Low-Level Output Current	I _{OLGR}	$V_0 = 0.3V$, GR1 \sim GR5,	100	140	_	mA
Low-Level Output Current	I _{OLDOUT}	$V_O = 0.4V$	4	_	_	mA
Segment High-Level Output Current Tolerance	I_{TOLSG}	$V_{O} = V_{DD} - 3V$, SG1 \sim SG7, SG14		_	+5	%
High-Level Input Voltage	V_{IH}		0.6 V_{DD}	_	5	V
Low-Level Input Voltage	$V_{\rm IL}$		0	_	0.3 V_{DD}	V
Oscillation Frequency	fosc		350	500	650	kHz
K1 Pull Down Resistor	R_{KN}	$V_{DD}=5V$	40		100	kΩ


(V_{DD} =3V, GND=0V, Ta=25°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
High-Level Output Current	I _{OHSG1}	$V_O = V_{DD}$ -2V, SG1 \sim SG7, SG14	-15	-20	-35	mA
Low-Level Output Current	I _{OLGR}	V_0 =0.3V, GR1 \sim GR5,	100	140	_	mA
Low-Level Output Current	I _{OLDOUT}	$V_O=0.4V$	4	_		mA
Segment High-Level Output Current Tolerance	I _{TOLSG}	$V_O = V_{DD}$ -3V, SG1 \sim SG7, SG14	_	_	+5	%
High-Level Input Voltage	V_{IH}		0.8 V_{DD}	_	3.3	V
Low-Level Input Voltage	$V_{\rm IL}$	ı	0		$0.3V_{\rm D}$	V
Oscillation Frequency	fosc		300	420	580	kHz
K1 Pull Down Resistor	R_{KN}	$V_{DD} = 3V$	40	_	100	kΩ

Application Circuit



COMMON CATHODE TYPE LED PANEL



Note:

1. The capacitor(0.1 μ F)connected between the GND and VDD pins must be located as close as possible to the ET6218R chip.

Package Dimension

DIP 18

