

Inductive Cell Balancer IC with Balancing Current Up to 2A

DESCRIPTION

ETA3003 is an inductive cell balancer. Unlike conventional passive balancing technique, ETA3003 utilizes a control scheme with an inductor to shuffle currents between two cells until the cells are balanced. Due to the switching nature, the heat and power dissipation generated in conventional linear balance technique are greatly reduced. The balance time is also significantly reduced due to higher balancing current not being limited by package thermal dissipation. ETA3003 consumes only 2µA ultra-low current from batteries in standby mode, extending the battery shelf time. The final balanced voltages of both cells are also highly accurate which enhances the performance and lifetime for the batteries connected in series. ETA3003 can also be used in multiple cells stacking with even number of cells. ETA3003 includes protection features similar to precondition in battery charging, that is when one cell's voltage is grossly lower than the other, the balancing current is reduced to a safe level until the lower voltage cell is charged up. ETA3003 is available in ESOP-8 package.

FEATURES

- Inductive, switching control scheme
- Up to 90% charger transfer efficiency
- Accurate balanced voltages down to 30mV
- Auto detect unbalance and auto balance
- Low sleeping supply current, 2µA
- Programmable balancing current up to 2A
- Precondition balancing current
- Battery over voltage protection
- · Support small size inductor

APPLICATIONS

- Multi-cells System
- Battery Pack
- Portable Equipment and Instrumentation
- Battery Backup Systems
- F-Cigarette

TYPICAL APPLICATION




Figure 1: Typical Application Circuit






Figure 2: Multi-Cells Balancing Solution



ORDERING INFORMATION

PART No.

PACKAGE

TOP MARK

Pcs/Reel

ETA3003S8A

SOP8


ETA3003 YWWXL

4000

PIN CONFIGURATION

ABSOLUTE MAXIMUM RATINGS

(Note: Exceeding these limits may damage the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)



SW, ISET Voltage to BATN	0.3V to 12V
BST to SW Voltage	0.3V to 6V
BATC to BATN Voltage	0.3V to 6V
BATP to BATN Voltage	0.3V to 12V
SW, BATC, BATP to BATN current	.Internally limited
Operating Temperature Range	40°C to 85°C
Storage Temperature Range	55°C to 150°C
Thermal Resistance 0 _{JC}	θ_{JA}
SOP845	90°C/W
Lead Temperature (Soldering, 10sec))260°C
ESD CDM (Charged Device Mode)	1KV

ELECTRICAL CHARACTERISTICS

(T_A=25 °C, L = 1 μ H, C_{BOT}=C_{TOP}=10 μ F if not specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
	Quiescent current	V _{BATP} =8V,		2		
SUPPLY	Quiescent con en	VBATP-VBATC=VBATC-VBATN	2			μA
ISUPPLY	Operating supply current	V _{BATP} =8V, in balancing mode,		900		
	Operating supply current	No Switching	900			μΑ
V_{BATP}	VBATP operating voltage				10	V
V _{BATC}	VBATC operating voltage				5	V
UVLO	Under lock-out voltage threshold	VBATP Rising		3.75		V
UVLO_HYS	UVLD hysteresis			200		mV
DETECTION						
T _{SLEEP}	Detection interval timer	Part sleeps during T _{SLEEP}		2		S
		Unbalance status is				
T_{ALLOW}	Unbalance detection acknowledgment time	accepted after T _{ALLOW}	3.85			mS
		when enter CHECK state.				
		IC get back to sleeping Maximum unbalance checking timer mode if don't detect 7.68				
T _{CHECK}	Maximum unbalance checking timer					mS
		unbalance after T _{CHECK}				

ETA3003



T _{DONE} Finishing Timer		Maximum switching skip	62	mS
		before enter sleep mode		
VKICK		Balancing only work if		
	Unbalance detection threshold	OVP>V _{BATP} >UVLO and	100	mV
		V _{KICK} Detected between 2		
		cells		
Verror	Balancing Accuracy	Error voltage between 2	-70 70	mV
	· ·	cells after balancing finish		
BALANCE CONTRO			1	
FREQ	Switching Frequency	PWM Clock	1	MHz
laverage	Average Inductor current Regulation	$R_S = 50 \text{m}\Omega$	1	Α
IPRECOND	Precondition current Regulation	$R_S = 50 m\Omega$	100	mA
Dag ou	High side switch on Resistance	I _{AVERAGE} =2A	40	mΩ
R _{DS_ON}	Low side switch on Resistance	I _{AVERAGE} =2A	40	mΩ
BATTERY PROTECT	TION			
TOP_OVP	Top Cell over voltage protection threshold	V(BATP-BATC) Rising	5	V
TOP_OVP_HYST	TOP_OVP hysteresis	V _(BATP-BATC) Falling	350	mV
DOT OVD	Bottom Cell over voltage protection		-	
BOT_OVP	threshold	V(BATC-BATN) Rising	5	V
BOT_OVP_HYST	BATC_OVP hysteresis	V _(BATC-BATN) Falling	350	mV
TOP_PRECOND	Top battery precondition threshold	V _(BATP-BATC) Rising	2.8	V
TOP_PREC_HYST	TOP_PRECOND hysteresis	V _(BATP-BATC) Falling	150	mV
BOT_PRECOND	Bottom battery precondition threshold	V _(BATC-BATN) Rising	2.8	V
BOT_PREC_HYST	BOT_PRECOND bysteresis	V _(BATC-BATN) Falling	150	mV
BALANCE PROTEC	TION	COMPIL	CTOD	•
TOD III III	Top cell drive current limit	DOWN direction:	LIUN	
TOP_ILIM		V _(BATP-BATC) > V _(BATC-BATN)	4.5	Α
		UP direction:		
BOT_ILIM	Lower cell drive current limit	V(BATP-BATC) < V(BATC-BATN)	4.5	Α
THERMAL SHUTDO	WN		•	1
TSD	Thermal shutdown		160	°C
TSD_HYST	TSD Hysteresis		30	°C
	<u> </u>	l	I.	



PIN DESCRIPTION

PIN#	NAME	DESCRIPTION
1	BATN	Negative terminal sense voltage input and common Ground pin.
2	BST	Bootstrap pin. Connect a 10nF capacitor from BST to SW.
3	ISET	Balancing current setting pin. Connect a resistor from SW to an inductor to program the balancing current. Under an extremely high noise environment, a 1nF capacitor between ISET pin and SW pin can improve the ISET voltage stability, so a capacitor position reservation here is recommended.
4	BATPS	Sense voltage input for top cell.
5	BATC	Sense voltage input for bottom cell. Connect a 10µF capacitor between BATC and BATN.
6	BATP	Power input from top cell. Connect a 10µF capacitor between BATP and BATC.
7	TEST	Factory Use Only. Float this Pin.
8	SW	Switching node. Connected to an inductor.





Figure 3: Functional Block Diagram



TYPICAL PERFORMANCE CHARACTERISTICS

(TA=25°C, unless otherwise specified)







TYPICAL PERFORMANCE CHARACTERISTICS Cont'd

(TA=25°C, unless otherwise specified)


 V_{BOT} plug-in Start-Up, V_{TOP} = Floating, R_S = $50m\Omega$, V_{BOT} = 4.3V




 V_{TOP} plug-in Start-Up, V_{BOT} = Floating, R_S = 50m Ω , V_{TOP} = 4.3V




 V_{BOT} plug-in Start-Up , V_{TOP} = Shorted , R_{S} = $50m\Omega,\,V_{BOT}$ = 4.3V






 V_{TOP} plug-out, DOWN Condition, $R_S = 50m\Omega$,

 $V_{TOP} = 4.3V, V_{BOT} = 3.5V$



 V_{BOT} plug-out, DOWN Condition, R_{S} = $50m\Omega,$ V_{TOP} = $4.3V,\,V_{BOT}$ = 3.5V






TYPICAL PERFORMANCE CHARACTERISTICS Cont'd

(TA=25°C, unless otherwise specified)


 $V_{\text{TOP}} \text{ plug-out, UP Condition, } R_{\text{S}} \text{ = } 50 \text{m}\Omega,$

$$V_{BOT} = 4.3V, V_{TOP} = 3.5V$$



 V_{BOT} plug-out, UP Condition, R_{S} = $50m\Omega,$

$$V_{BOT} = 4.3V, V_{TOP} = 3.5V$$



FEATURE DESCRIPTION

The ETA3003 is a battery cell balancer with lossless inductive architecture based on ETA's proprietary technology. The technology is developed by ETA Solutions and any copy without ETA's agreement will be forbidden.

During operation, ETA3003 detects the difference between 2 cells then start balancing if the difference exceeds V_{KICK} . Once detected V_{KICK} , ETA3003 will discharge the higher voltage cell, store that discharging energy in the inductor then charge that energy to the lower voltage cell. ETA3003 keeps balancing until there is no difference between 2 cells.

ETA3003 technology allows balancing in either charge or discharge phases of the battery with minimized loss. Without unbalanced condition, ETA3003 operates in sleep mode with low supply current. This is an advantage to extend battery pack life time.

STATE MACHINE

The ETA3003 provides a completed state machine that controls whole operation intelligently. With this state machine, ETA3003 is equipped with self-protection from any accident during balancing. It also keeps the part stay asleep as much as possible until unbalance detected.

ETA3003 always starts from CHECK state when battery is plugged in.

Any fault always forces ETA3003 back to SLEEP State where ETA3003 burns only 2µA (typically) from BATP.




Figure 4: State Machine Diagram

The ETA3003 timing diagram for state machine is shown in following figure.






Figure 5: Timing Profile

UNBALANCE DETECTION

When state is in CHECK State, ETA3003 detects V_{KICK} difference between 2 cells to enter BALANCE State. If the top cell voltage is higher, balancing will be "DOWN", meaning discharge the top cell to charge to bottom cell. And if the bottom cell voltage is higher, balancing will be "UP", meaning discharge the bottom cell to charge to top cell.

BALANCING PROFILE

ETA3003 balancing always starts with "Constant Current Regulation" phase since it is always with high voltage difference. Constant current is set by RISET.

When the detected difference at IC pin is almost zero, but due to battery equivalent series resistance, real difference is not zero, then current is not immediately zero but reduced slowly depend on battery capacitance. This condition is called "Current Dimming" phase.

When two cell voltages are equal, balancing current becomes almost zero, when this persists for a time period of T_{DONE}, the balancing finishes one cycle, and ETA3003 goes back to SLEEP State.




Figure 6: Balancing Profile

PROTECTION

ETA3003 provides full protection to batteries that extend the life time of the batteries:

- > Short and Low Voltage Protection: When either of the cell voltage below V_{PRECOND}, maximum balancing current will be re-defined to 10% of the level set by ISET pin resistor.
- ➤ Open and Over Voltage Protection: When either of the cell voltage is greater than V_{OVP}, ETA3003 will stop balancing, and go back to SLEEPING. Part will wake up after T_{SLEEP}.
- ➤ Thermal Shutdown: When part gets hotter than 160°C, ETA3003 will stop balancing, and go back to SLEEPING. Part will wake up after T_{SLEEP}.
- Current Limit Protection: Maximum of the peak of inductor current is allowed to 5.5A.



APPLICATION INFORMATION

BALANCING CURRENT SETTING

Balancing current is defined as the average inductance current. Average inductance current is regulated following ISET resistor configuration.

AVERAGE	RECOMMENDED COMPONENT						
INDUCTION CURRENT	ISET RESSITOR	ISET CAPACITOR	INDUCTOR	BATTERY CAPACITOR			
500mA	100mΩ	0pF – 10nF	0.47-1µH	4.7μF – 10μF			
625mA	80mΩ	0pF – 10nF	0.68-1µH	4.7μF – 10μF			
800mA	62.5mΩ	0pF – 10nF	0.68-1µH	4.7μF – 10μF			
1000mA	50mΩ	0pF – 10nF	0.68-1µH	4.7μF – 10μF			
1250mA	$40 m\Omega$	0pF – 10nF	0.68-1pH	10μF			
1515mA	$33 \text{m}\Omega$	0pF – 10nF	0.68-1µH	10μF			
1667mA	30mΩ	0pF – 10nF	1μH	10μF			
2000mA	25mΩ	0pF – 10nF	1-2µH	10µF			

RESTRICTED CONDITIONS

ETA3003 does not allow following restricted conditions:

- Short SW to ISET
- > Exceed the absolute maximum rating of each IC pin

MULTI-CELLS BALANCING SOLUTION

It is also possible to use several ETA3003 Cs in application to balance multi-cell series battery, such as shown in the Figure 2 (n cells).


Each ETA3003 manages balancing of 2 neighbor cells. Each ETA3003 operates independently.



PCB DESIGN GUIDELINE

In an UP case that bottom cell voltage is greater than top cell voltage, bottom cell becomes input and top cell becomes output of the switching regulation. In a DOWN case that top cell voltage is greater than bottom cell voltage, top cell becomes input and bottom cell becomes output. These mean parallel battery capacitors are always output capacitor or input capacitor for regulator. So please require to locate as close as possible to IC pins to minimize series resistance.


Please try to get the order of battery pins are BATP – BATC – BATN to make an easy battery connection.





PACKAGE OUTLINE


Package: SOP8




0	Dimensions Ir	Millimeters	Dimensions In Inches			
Symbol	Min	Max	Min	Max		
Α	1. 350	1. 750	0. 053	0.069		
A1	0. 100	0. 250	0. 004	0. 010		
A2	1. 350	1. 550	0. 053	0. 061		
b	0. 330	0. 510	0. 013	0. 020		
С	0. 170	0. 250	0.006	0. 010		
D	4. 700	5. 100	0. 185	0. 200		
E	3. 800	4. 000	0. 150	0. 157		
E1	5. 800	6. 200	0. 228	0. 244		
е	1. 270	(BSC)	0. 050 (BSC)			
L	0. 400	1. 270	0. 016	0. 050		
θ	0°	8°	0°	8°		



TAPE AND REEL INFORMATION





Device	Package Type	Pins	SPQ	Reel Diameter Reel Width W1	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ETA3003S8A	SOP8	8	4000	330 12.7	6.6	5.4	2.05	8	12	Q1