

80dB PSRR, Low Noise, RF, 350mA LDO in SOT353-5

DESCRIPTION

ETA5057 is a low-dropout (LDO) low-power linear voltage regulator features high power-supply rejection ratio (PSRR), ultralow-noise, fast start-up, and excellent line and load transient responses. Its PSRR can be as high as 80dB and its noise level can be as low as 30µVRMS of output voltage noise at 2.8V output. Therefore, ETA5057 is an ideal power supply for noise-sensitive applications such as cellphones, CMOS sensors, RF transmissions and audios etc.

ETA5057's output voltage is adjustable through external feedback resistors and is housed in SOT353-5 package.


FEATURES

- High PSRR, 80 dB at 10Hz,60dB at 10K Hz
- Low Noise, 30µVRMS
- Stable With a Wide Range of Ceramic Capacitor larger than 1µF
- Excellent Load and Line Transient Response
- Very Low Dropout Voltage
- 350mA output current

APPLICATIONS

- RF power
- Sensors
- Audio

TYPICAL APPLICATION




ORDERING PART No. PACKAGE TOP MARK Pcs/Reel

ETA5057V0S5F SOT353-5 DW<u>YW</u> 3000

INFORMATION



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

(Note: Exceeding these limits may damage the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)

VIN, EN, VOUT, FB Voltage-0.3V to 6V

Operating Temperature Range-40°C to 85°C

Storage Temperature Range–55°C to 150°C Thermal Resistance θ_{JA} θ_{JC}

SOT353-5......279.....90......°C/W Lead Temperature (Soldering 10sec)260°C ESD HBM (Human Body Mode).....2KV

ESD MM (Machine Mode)......200V

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = 3.8V, V_{OUT} = 2.8V, unless otherwise specified. Typical values are at TA = 25°C.)$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
Input Voltage Range (1)		2.7		5.5	V	
Under Input Voltage Lock Out	Rising, Hysteresis=100mV		2.6		V	
Ground Current	0μA ≤ IOUT ≤ 200mA		170		μΑ	
Shutdown Current	VEN = 0V, 2.7V ≤ VIN ≤ 5.5V			1	μA	
Propout Voltage (2) IOUT = 200mA			135		mV	
Continuous Output Current				350	mA	
Output Current Limit	VOUT = 95%	400	500		mA	
Output Foldback Current Limit	VOUT = 0V		300		mA	
Line Regulation	VOUT + 1V ≤ VIN ≤ 5.5V			0.12	%/V	
Load Regulation	0μA ≤ IOUT ≤ 200mA		0		mV	
FB Feedback Voltage	JULU	1.178	1.200	1.222	V	
FB Pin Current	VFB = 1.8V			1	μA	
	Freq = 100Hz, IOUT = 10mA	80 80 70				
Dower Supply Rejection Ratio	Freq = 1KHz, IOUT = 100mA			- dB		
Power Supply Rejection Ratio	Freq = 10kHz, IOUT = 100mA					
	Freq = 100kHz, IOUT = 100mA		60]	
Output Noise Voltage			30		μVRM	
Start-up time,	lout=0		40		μs	
EN pin input Logic Low	2.7V ≤ VIN ≤ 5.5V			0.5	V	
EN pin input Logic High	2.7V ≤ VIN ≤ 5.5V	1.2			V	
Thermal Shutdown	Rising, Hysteresis =30°C		150		°C	

^{(1):} Minimum V_{IN} is 2.7 V or V_{OUT} + V_{DROPOUT} , whichever is greater.

^{(2):} Only measure for options of VOUT higher than 2.7V because minimum of VIN be 2.7V.





PIN DESCRIPTION


PIN#	NAME	DESCRIPTION
1	VIN	Input Supply Pin
2	GND	Ground Pin
3	EN	Enable Pin. Drive it high to enable IC, drive it low to disable. EN can be connected to IN if not used.
4	FB	Feedback pin for setting up output voltage.
5	VOUT	Output of regulator


TYPICAL CHARACTERISTICS

(Typical values are at T_A = 25°C unless otherwise specified.)













TYPICAL CHARACTERISTICS Cont'

(Typical values are at T_A = 25°C unless otherwise specified.)





FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

The ETA5057 family of LDO regulators has been optimized for application in noise-sensitive equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current, and enable-input to reduce supply currents to less than 1µA when the regulator is turned off.

Enable Sequence

ETA5057 is enabled when all below conditions happen. Otherwise, ETA5057 is in standby mode.

- EN pin voltage above Logic High level
- VIN is higher than Under-Voltage-Lock-Out Level.
- Junction Temperature is not at Over-Temperature Protection level.

Once all above conditions happen, ETA5057 first enable BANDGAP, then enable internal 2.64V regulator and BIAS. Finally, when internal bias ready, ETA5057 enable LDO core.

ETA5057 is completed forced in shutdown mode when EN pin is at below LOGIC_LOW that supply current is less than 1μ A. Otherwise, part only shutdown the VOUT while other circuit still in operation. Once ETA5057 is in shutdown conditions, Output is discharged by $1k\Omega$ resistor.



Output Current Limit and Foldback Current Limit

ETA5057 family features an internal current limit. In normal operation, the ETA5057 limits output current to approximately 500mA. When current limiting engages, the output voltage scales back linearly until the over current condition ends.

In case output is in hard short conditions, ETA5057 also features an internal foldback limit that reduces the output current limit to a lower level, 300mA, then reduce power dissipation ratings of the package.

Over-Temperature Protection

Thermal protection disables the output when the junction temperature rises to approximately 150°C, allowing the device to cool down. When the junction temperature cools to approximately 120°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, protecting the device from damage as a result of overheating.

APPLICATION INFORMATION

External Output Voltage Setting

In external Output Voltage Setting Version selected, the ETA5057 regulator is programmed using an external resistor divider. The output voltage is calculated using below equation.

$$V_{OUT} = V_{REF} \ x \ (1 + \frac{R_u}{R_d})$$

Where VREF = 1.200V typically (the internal reference voltage)


Resistors Ru and Rd should be chosen for approximately $40\mu\text{A}$ divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistors values can cause accuracy issues. The recommended design procedure is to choose R2 = $30k\Omega$ to set the divider current at $40\mu\text{A}$, then R1 is calculated using below equation.


$$R_1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) x \ R_2$$





PACKAGE OUTLINE

Package: SOT353-5









Cumbal	Dimensions In Millimeters		Dimensions In Inches		
Symbol	Min.	Max.	Min.	Max.	
Α	0.900	1.100	0.035	0.043	
A1	0.000	0.100	0.000	0.004	
A2	0.900	1.000	0.035	0.039	
b	0.150	0.350	0.006	0.014	
C	0.110	0.175	0.004	0.007	
D	2.000	2.200	0.079	0.087	
Е	2.150	2.450	0.085	0.096	
E1	1.150	1.350	0.045	0.053	
е	0.650 TYP.		0.026 TYP.		
e1	1.200	1.400	0.047	0.055	
L	0.260	0.460	0.010	0.018	
L1	0.525	0.525 REF. 0.021 REF.		REF.	
θ	0°	8°	0°	8°	