

F100164

16-Input Multiplexer

F100K ECL Product

Description


The F100164 is a 16-input multiplexer. Data paths are controlled by four Select lines (S_0-S_3). Their decoding is shown in the truth table. Output data polarity is the same as the selected input data.

Pin Names


I_0-I_{15} Data Inputs
 S_0-S_3 Select Inputs
 Z Data Output

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information

| Package | Outline | Order Code |
|-------------|---------|------------|
| Ceramic DIP | 6Y | DC |
| Flatpak | 4V | FC |

Logic Diagram



3

Truth Table

| Select Inputs | | | | Output |
|----------------|----------------|----------------|----------------|-----------------|
| S ₀ | S ₁ | S ₂ | S ₃ | Z |
| L | L | L | L | I ₀ |
| H | L | L | L | I ₁ |
| L | H | L | L | I ₂ |
| H | H | L | L | I ₃ |
| L | L | H | L | I ₄ |
| H | L | H | L | I ₅ |
| L | H | H | L | I ₆ |
| H | H | H | L | I ₇ |
| L | L | L | H | I ₈ |
| H | L | L | H | I ₉ |
| L | H | L | H | I ₁₀ |
| H | H | L | H | I ₁₁ |
| L | L | H | H | I ₁₂ |
| H | L | H | H | I ₁₃ |
| L | H | H | H | I ₁₄ |
| H | H | H | H | I ₁₅ |

H = HIGH Voltage Level
L = LOW Voltage Level

F100164

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

| Symbol | Characteristic | Min | Typ | Max | Unit | Condition |
|----------|--------------------------|------|-----|-----|---------------|------------------------|
| I_{IH} | Input HIGH Current | | | 280 | μA | $V_{IN} = V_{IH(max)}$ |
| | I_n | | | 240 | | |
| | S_0, S_1 S_2, S_3 | | | 200 | | |
| I_{EE} | Power Supply Current | -105 | -70 | -49 | mA | Inputs Open |

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


| Symbol | Characteristic | $T_C = 0^\circ\text{C}$ | | $T_C = +25^\circ\text{C}$ | | $T_C = +85^\circ\text{C}$ | | Unit | Condition |
|------------------------|---|-------------------------|------|---------------------------|------|---------------------------|------|------|------------------------|
| | | Min | Max | Min | Max | Min | Max | | |
| t_{PLH} t_{PHL} | Propagation Delay I_0 - I_{15} to Output | 0.80 | 2.20 | 0.90 | 2.35 | 0.90 | 2.55 | ns | <i>Figures 1 and 2</i> |
| t_{PLH} t_{PHL} | Propagation Delay S_0, S_1 to Output | 1.45 | 3.10 | 1.45 | 3.20 | 1.55 | 3.60 | ns | |
| t_{PLH} t_{PHL} | Propagation Delay S_2, S_3 to Output | 1.10 | 2.45 | 1.10 | 2.50 | 1.20 | 2.80 | ns | |
| t_{TLH} t_{THL} | Transition Time 20% to 80%, 80% to 20% | 0.45 | 1.70 | 0.45 | 1.70 | 0.45 | 1.70 | ns | |

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

| Symbol | Characteristic | $T_C = 0^\circ\text{C}$ | | $T_C = +25^\circ\text{C}$ | | $T_C = +85^\circ\text{C}$ | | Unit | Condition |
|------------------------|---|-------------------------|------|---------------------------|------|---------------------------|------|------|------------------------|
| | | Min | Max | Min | Max | Min | Max | | |
| t_{PLH} t_{PHL} | Propagation Delay I_0 - I_{15} to Output | 0.80 | 2.00 | 0.90 | 2.15 | 0.90 | 2.35 | ns | <i>Figures 1 and 2</i> |
| t_{PLH} t_{PHL} | Propagation Delay S_0, S_1 to Output | 1.45 | 2.90 | 1.45 | 3.00 | 1.55 | 3.40 | ns | |
| t_{PLH} t_{PHL} | Propagation Delay S_2, S_3 to Output | 1.10 | 2.25 | 1.10 | 2.30 | 1.20 | 2.60 | ns | |
| t_{TLH} t_{THL} | Transition Time 20% to 80%, 80% to 20% | 0.45 | 1.60 | 0.45 | 1.60 | 0.45 | 1.60 | ns | |

*See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



Notes
 VCC, VCCA = -2 V, VEE = -2.5 V
 L1 and L2 = equal length 50 Ω impedance lines
 RT = 50 Ω terminator internal to scope
 Decoupling 0.1 μF from GND to VCC and VEE
 All unused outputs are loaded with 50 Ω to GND
 CL = Fixture and stray capacitance ≤ 3 pF
 Pin numbers shown are for flatpak, for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times

