![National Semiconductor logo] **National Semiconductor**

August 1990

F100328
Low Power Octal ECL/TTL Bi-Directional Translator with Latch

General Description

The F100328 is an octal latched bi-directional translator designed to convert TTL logic levels to 100K ECL logic levels and vice versa. The direction of this translation is determined by the DIR input. A LOW on the output enable input (OE) holds the ECL outputs in a cut-off state and the TTL outputs at a high impedance level. A HIGH on the latch enable input (LE) latches the data at both inputs even though only one output is enabled at the time. A LOW on LE makes the F100328 transparent.

The cut-off state is designed to be more negative than a normal ECL LOW level. This allows the output emitter-followers to turn off when the termination supply is $-2.0V$, presenting a high impedance to the data bus. This high impedance reduces termination power and prevents loss of low state noise margin when several loads share the bus.

The F100328 is designed with FAST® TTL output buffers, featuring optimal DC drive and capable of quickly charging and discharging highly capacitive loads. All inputs have 50 $k\Omega$ pull-down resistors.

Features

- Identical performance to the F100128 at 50% of the supply current
- Bi-directional translation
- 2000V ESD protection
- Latched outputs
- FAST® TTL outputs
- TRI-STATE® outputs
- Voltage compensated operating range = $-4.2V$ to $-5.7V$

Logic Symbol

TL/F/10219–1

Pin Names	Description
E_0-E_7	ECL Data I/O
T_0-T_7	TTL Data I/O
OE	Output Enable Input
LE	Latch Enable Input
DIR	Direction Control Input

All pins function at 100K ECL levels except for T_0-T_7.

Connection Diagrams

24-Pin DIP

TL/F/10219–2

28-Pin PCC

TL/F/10219–3

24-Pin Quad Cerpak


TL/F/10219–4

FAST® and TRI-STATE® are registered trademarks of National Semiconductor Corporation.

Functional Diagram

SEE DETAIL

ECL 0 — TTL 0
ECL 1 — TTL 1
ECL 2 — TTL 2
ECL 3 — TTL 3
ECL 4 — TTL 4
ECL 5 — TTL 5
ECL 6 — TTL 6
ECL 7 — TTL 7

(LE) LATCH ENABLE

(DIR) ECL/TTL → DECODE
(OE) OUTPUT ENABLE →

TL/F/10219-5

Note: LE, DIR, and OE use ECL logic levels

Detail

ECL-TTL TRANSLATOR   D LATCH   TTL OUTPUT BUFFER

ECL

ECL OUTPUT BUFFER   TTL-ECL TRANSLATOR

TTL

LATCH ENABLE

DIRECTION

OUTPUT ENABLE

TL/F/10219-6

Truth Table

OE	DIR	LE	ECL Port	TTL Port	Notes
L	X	L	LOW (Cut-Off)	Z	
L	L	H	Input	Z	1, 3
L	H	H	LOW (Cut-Off)	Input	2, 3
H	L	L	L	L	1, 4
H	L	L	H	H	1, 4
H	L	H	X	Latched	1, 3
H	H	L	L	L	2, 4
H	H	L	H	H	2, 4
H	H	H	Latched	X	2, 3

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance

Note 1: ECL input to TTL output mode.
Note 2: TTL input to ECL output mode.
Note 3: Retains data present before LE set HIGH.
Note 4: Latch is transparent.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature (T_{STG})	$-65°C$ to $+150°C$
Maximum Junction Temperature (T_J)	
Ceramic	$+175°C$
Plastic	$+150°C$
V_{EE} Pin Potential to Ground Pin	$-7.0V$ to $+0.5V$
V_{TTL} Pin Potential to Ground Pin	$+6.0V$ to $-0.5V$
ECL Input Voltage (DC)	V_{EE} to $+0.5V$
ECL Output Current (DC Output HIGH)	-50 mA
TTL Input Voltage (Note 4)	$-0.5V$ to $+7.0V$
TTL Input Current (Note 4)	-30 mA to $+5.0$ mA

Voltage Applied to Output in HIGH State TRI-STATE Output	$-0.5V$ to $+5.5V$
Current Applied to TTL Output in LOW State (Max)	Twice the Rated I_{OL} (mA)
ESD (Note 2)	$\geq 2000V$

Recommended Operating Conditions

Case Temperature (T_C)	
Commercial	$0°C$ to $+85°C$
Military	$-55°C$ to $+125°C$
ECL Supply Voltage (V_{EE})	
Commercial	$-5.7V$ to $-4.2V$
Military	$-5.7V$ to $-4.2V$
TTL Supply Voltage (V_{TTL})	
Commercial	$+4.5V$ to $+5.5V$
Military	$+4.5V$ to $+5.5V$

Commercial Version

TTL-to-ECL DC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = $ GND, $T_C = 0°C$ to $+85°C$, $V_{TTL} = +4.5V$ to $+5.5V$ (Note 3)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
V_{OH}	Output HIGH Voltage	-1025	-955	-870	mV	$V_{IN} = V_{IH(Max)}$ or $V_{IL(Min)}$ Loading with 50Ω to $-2V$
V_{OL}	Output LOW Voltage	-1830	-1705	-1620	mV	
	Cutoff Voltage		-2000	-1950	mV	OE or DIR Low, $V_{IN} = V_{IH(Max)}$ or $V_{IL(Min)}$, Loading with 50Ω to $-2V$
V_{OHC}	Output HIGH Voltage Corner Point High	-1035			mV	$V_{IN} = V_{IH(Min)}$ or $V_{IL(Max)}$ Loading with 50Ω to $-2V$
V_{OLC}	Output LOW Voltage Corner Point Low			-1610	mV	
V_{IH}	Input HIGH Voltage	2.0		5.0	V	Over V_{TTL}, V_{EE}, T_C Range
V_{IL}	Input LOW Voltage	0		0.8	V	Over V_{TTL}, V_{EE}, T_C Range
I_{IH}	Input HIGH Current			70	μA	$V_{IN} = +2.7V$
	Breakdown Test			1.0	mA	$V_{IN} = +5.5V$
I_{IL}	Input LOW Current	-700			μA	$V_{IN} = +0.5V$
V_{FCD}	Input Clamp Diode Voltage	-1.2			V	$I_{IN} = -18$ mA
I_{EE}	V_{EE} Supply Current					LE Low, OE and DIR High Inputs Open
		-159		-75	mA	$V_{EE} = -4.2V$ to $-4.8V$
		-169		-75		$V_{EE} = -4.2V$ to $-5.7V$

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

Note 4: Either voltage limit or current limit is sufficient to protect inputs.

Commercial Version (Continued)

ECL-to-TTL DC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$, $T_C = 0°C$ to $+85°C$, $C_L = 50$ pF, $V_{TTL} = +4.5V$ to $+5.5V$ (Note 3)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
V_{OH}	Output HIGH Voltage	2.7	3.1		V	$I_{OH} = -3$ mA, $V_{TTL} = 4.75V$
		2.4	2.9		V	$I_{OH} = -3$ mA, $V_{TTL} = 4.50V$
V_{OL}	Output LOW Voltage		0.3	0.5	V	$I_{OL} = 24$ mA, $V_{TTL} = 4.50V$
V_{IH}	Input HIGH Voltage	−1165		−870	mV	Guaranteed HIGH Signal for All Inputs
V_{IL}	Input LOW Voltage	−1830		−1475	mV	Guaranteed LOW Signal for All Inputs
I_{IH}	Input HIGH Current			350	µA	$V_{IN} = V_{IH}$ (Max)
I_{IL}	Input LOW Current	0.50			µA	$V_{IN} = V_{IL}$ (Min)
I_{OZHT}	TRI-STATE Current Output High			70	µA	$V_{OUT} = +2.7V$
I_{OZLT}	TRI-STATE Current Output Low	−700			µA	$V_{OUT} = +0.5V$
I_{OS}	Output Short-Circuit Current	−150		−60	mA	$V_{OUT} = 0.0V$, $V_{TTL} = +5.5V$
I_{TTL}	V_{TTL} Supply Current			74	mA	TTL Outputs LOW
				49	mA	TTL Outputs HIGH
				67	mA	TTL Outputs in TRI-STATE

Ceramic Dual-In-Line Package TTL-to-ECL AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{TTL} = +4.5V$ to $+5.5V$, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0°C$		$T_C = 25°C$		$T_C = 85°C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	T_N to E_n (Transparent)	1.1	3.5	1.1	3.6	1.1	3.8	ns ns	Figures 1 & 2
t_{PLH} t_{PHL}	LE to E_n	1.7	3.6	1.7	3.7	1.9	3.9	ns ns	Figures 1 & 2
t_{PZH}	OE to E_n (Cutoff to High)	1.3	4.2	1.5	4.4	1.7	4.8	ns	Figures 1 & 2
t_{PHZ}	OE to E_n (High to Cutoff)	1.5	4.5	1.6	4.5	1.6	4.6	ns	Figures 1 & 2
t_{PHZ}	DIR to E_n (High to Cutoff)	1.6	4.3	1.6	4.3	1.7	4.5	ns	Figures 1 & 2
t_{set}	T_n to LE	1.1		1.1		1.1		ns	Figures 1 & 2
t_{hold}	T_n to LE	2.1		2.1		2.1		ns	Figures 1 & 2
$t_{pw(H)}$	Pulse Width LE	2.1		2.1		2.1		ns	Figures 1 & 2
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.6	1.6	0.6	1.6	0.6	1.6	ns	Figures 1 & 2

Commercial Version (Continued)

Ceramic Dual-In-Line Package ECL-to-TTL AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{TTL} = +4.5V$ to $+5.5V$, $V_{CC} = V_{CCA} = GND$, $C_L = 50$ pF

Symbol	Parameter	$T_C = 0°C$ Min	$T_C = 0°C$ Max	$T_C = 25°C$ Min	$T_C = 25°C$ Max	$T_C = 85°C$ Min	$T_C = 85°C$ Max	Units	Conditions
t_{PLH} t_{PHL}	E_n to T_n (Transparent)	2.3	5.6	2.4	5.6	2.6	5.9	ns	Figures 3 & 4
t_{PLH} t_{PHL}	LE to T_n	3.1	7.2	3.1	7.2	3.3	7.7	ns	Figures 3 & 4
t_{PZH} t_{PZL}	OE to T_n (Enable Time)	3.4 3.8	8.45 9.2	3.7 4.0	8.95 9.2	4.0 4.3	9.7 9.95	ns	Figures 3 & 5
t_{PHZ} t_{PLZ}	OE to T_n (Disable Time)	3.2 3.0	8.95 7.7	3.3 3.4	8.95 8.7	3.5 4.1	9.2 9.95	ns	Figures 3 & 5
t_{PHZ} t_{PLZ}	DIR to T_n (Disable Time)	2.7 2.8	8.2 7.45	2.8 3.1	8.7 7.95	3.1 4.0	8.95 9.2	ns	Figures 3 & 6
t_{set}	E_n to LE	1.1		1.1		1.1		ns	Figures 3 & 4
t_{hold}	E_n to LE	2.1		2.1		2.6		ns	Figures 3 & 4
$t_{pw}(H)$	Pulse Width LE	4.1		4.1		4.1		ns	Figures 3 & 4

PCC and Cerpak TTL-to-ECL AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{TTL} = +4.5V$ to $+5.5V$

Symbol	Parameter	$T_C = 0°C$ Min	$T_C = 0°C$ Max	$T_C = 25°C$ Min	$T_C = 25°C$ Max	$T_C = 85°C$ Min	$T_C = 85°C$ Max	Units	Conditions
t_{PLH} t_{PHL}	T_n to E_n (Transparent)	1.1	3.3	1.1	3.4	1.1	3.6	ns ns	Figures 1 & 2
t_{PLH} t_{PHL}	LE to E_n	1.7	3.4	1.7	3.5	1.9	3.7	ns ns	Figures 1 & 2
t_{PZH}	OE to E_n (Cutoff to High)	1.3	4.0	1.5	4.2	1.7	4.6	ns	Figures 1 & 2
t_{PHZ}	OE to E_n (High to Cutoff)	1.5	4.3	1.6	4.3	1.6	4.4	ns	Figures 1 & 2
t_{PHZ}	DIR to E_n (High to Cutoff)	1.6	4.1	1.6	4.1	1.7	4.3	ns	Figures 1 & 2
t_{set}	T_n to LE	1.0		1.0		1.0		ns	Figures 1 & 2
t_{hold}	T_n to LE	2.0		2.0		2.0		ns	Figures 1 & 2
$t_{pw}(H)$	Pulse Width LE	2.0		2.0		2.0		ns	Figures 1 & 2
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.6	1.6	0.6	1.6	0.6	1.6	ns	Figures 1 & 2

Commercial Version (Continued)

PCC and Cerpak ECL-to-TTL AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{TTL} = +4.5V$ to $+5.5V$, $C_L = 50$ pF

Symbol	Parameter	$T_C = 0°C$		$T_C = 25°C$		$T_C = 85°C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	E_n to T_n (Transparent)	2.3	5.4	2.4	5.4	2.6	5.7	ns	*Figures 3 & 4*
t_{PLH} t_{PHL}	LE to T_n	3.1	7.0	3.1	7.0	3.3	7.5	ns	*Figures 3 & 4*
t_{PZH} t_{PZL}	OE to T_n (Enable Time)	3.4 3.8	8.25 9.0	3.7 4.0	8.75 9.0	4.0 4.3	9.5 9.75	ns	*Figures 3 & 5*
t_{PHZ} t_{PLZ}	OE to T_n (Disable Time)	3.2 3.0	8.75 7.5	3.3 3.4	8.75 8.5	3.5 4.1	9.0 9.75	ns	*Figures 3 & 5*
t_{PHZ} t_{PLZ}	DIR to T_n (Disable Time)	2.7 2.8	8.0 7.25	2.8 3.1	8.5 7.75	3.1 4.0	8.75 9.0	ns	*Figures 3 & 6*
t_{set}	E_n to LE	1.0		1.0		1.0		ns	*Figures 3 & 4*
t_{hold}	E_n to LE	2.0		2.0		2.5		ns	*Figures 3 & 4*
$t_{pw}(H)$	Pulse Width LE	4.0		4.0		4.0		ns	*Figures 3 & 4*

Military Version—Preliminary

TTL-to-ECL DC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = $ GND, $T_C = -55°C$ to $+125°C$, $V_{TTL} = +4.5V$ to $+5.5V$

Symbol	Parameter	Min	Max	Units	T_C	Conditions		Notes
V_{OH}	Output HIGH Voltage	−1025	−870	mV	0°C to +125°C	$V_{IN} = V_{IH}$ (Max) or V_{IL} (Min)	Loading with 50Ω to −2.0V	1, 2, 3
		−1085	−870	mV	−55°C			
V_{OL}	Output LOW Voltage	−1830	−1620	mV	0°C to +125°C			
		−1830	−1555	mV	−55°C			
	Cutoff Voltage		−1950	mV	0°C to +125°C	OE or DIR Low		
			−1850	mV	−55°C			
V_{OHC}	Output HIGH Voltage	−1035		mV	0°C to +125°C	$V_{IN} = V_{IH}$ (Min) or V_{IL} (Max)	Loading with 50Ω0 to −2.0V	1, 2, 3
		−1085		mV	−55°C			
V_{OLC}	Output LOW Voltage		−1610	mV	0°C to +125°C			
			−1555	mV	−55°C			
V_{IH}	Input HIGH Voltage	2.0		V	−55°C to +125°C	Over V_{TTL}, V_{EE}, T_C Range		1, 2, 3, 4
V_{IL}	Input LOW Voltage		0.8	V	−55°C to +125°C	Over V_{TTL}, V_{EE}, T_C Range		1, 2, 3, 4
I_{IH}	Input HIGH Current		70	μA	−55°C to 125°C	$V_{IN} = +2.7V$		1, 2, 3
	Breakdown Test		1.0	mA	−55°C to +125°C	$V_{IN} = +5.5V$		
I_{IL}	Input LOW Current	−1.0		mA	−55°C to +125°C	$V_{IN} = +0.5V$		1, 2, 3
V_{FCD}	Input Clamp Diode Voltage	−1.2		V	−55°C to +125° C	$I_{IN} = -18$ mA		1, 2, 3
I_{EE}	V_{EE} Supply Current	−165	−65	mA	−55°C to +125°C	LE Low, OE and DIR High Inputs Open $V_{EE} = -4.2V$ to −4.8V		1, 2, 3
		−175	−65			$V_{EE} = -4.2V$ to −5.7V		

7

Military Version—Preliminary (Continued)

ECL-to-TTL DC Electrical Characteristics

V_{EE} = −4.2V to −5.7V, V_{CC} = V_{CCA} = GND, T_C = −55°C to +125°C, C_L = 50 pF, V_{TTL} = +4.5V to +5.5V

Symbol	Parameter	Min	Max	Units	T_C	Conditions	Notes
V_{OH}	Output HIGH Voltage	2.5 2.4		mV	0°C to +125°C −55°C	I_{OH} = −1 mA, V_{TTL} = 4.50V I_{OH} = −3 mA, V_{TTL} = 4.50V	1, 2, 3
V_{OL}	Output LOW Voltage		0.5	mV	−55°C +125°C	I_{OL} = 24 mA, V_{TTL} = 4.50V	
V_{IH}	Input HIGH Voltage	−1165	−870	mV	−55°C +125°C	Guaranteed HIGH Signal for All Inputs	1, 2, 3, 4
V_{IL}	Input LOW Voltage	−1830	−1475	mV	−55°C to +125°C	Guaranteed LOW Signal for All Inputs	1, 2, 3, 4
I_{IH}	Input HIGH Current		350 500	μA	0°C to +125°C	V_{EE} = −5.7V V_{IN} = V_{IH} (Max)	1, 2, 3
I_{IL}	Input LOW Current	0.50		μA	−55°C to +125°C	V_{EE} = −4.2V V_{IN} = V_{IL} (Min)	1, 2, 3
I_{OZHT}	TRI-STATE Current Output High		70	μA	−55°C to +125°C	V_{OUT} = +2.7V	1, 2, 3
I_{OZLT}	TRI-STATE Current Output Low	−1.0		mA	−55°C to +125°C	V_{OUT} = +0.5V	1, 2, 3
I_{OS}	Output Short-Circuit CURRENT	−150	−60	mA	−55°C to +125°C	V_{OUT} = 0.0V, V_{TTL} = +5.5V	1, 2, 3
I_{TTL}	V_{TTL} Supply Current		75 50 70	mA mA mA	−55°C to +125°C	TTL Outputs Low TTL Output High TTL Output in TRI-STATE	1, 2, 3

Note 1: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals −55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 2: Screen tested 100% on each device at −55°C, +25°C, and +125°C, Subgroups, 1, 2 3, 7, and 8.

Note 3: Sample tested (Method 5005, Table I) on each manufactured lot at −55°C, +25°C, and +125°C, Subgroups A1, 2, 3, 7, and 8.

Note 4: Guaranteed by applying specified input condition and testing V_{OH}/V_{OL}.

Ceramic Dual-In-Line Package TTL-to-ECL AC Electrical Characteristics

V_{EE} = −4.2V to −5.7V, V_{TTL} = +4.5V to +5.5V, V_{CC} = V_{CCA} = GND

Symbol	Parameter	T_C = −55°C		T_C = 25°C		T_C = +125°C		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
t_{PLH} t_{PHL}	T_N to E_n (Transparent)	1.0	3.9	1.1	3.6	1.1	4.0	ns ns	Figures 1 & 2	1, 2, 3
t_{PLH} t_{PHL}	LE to E_n	1.2	3.8	1.4	3.7	1.6	4.2	ns ns	Figures 1 & 2	
t_{PZH}	OE to E_n (Cutoff to HIGH)	1.0	4.3	1.5	4.4	1.7	5.2	ns	Figures 1 & 2	
t_{PHZ}	OE to E_n (HIGH to Cutoff)	1.5	5.1	1.6	4.5	1.6	5.1	ns	Figures 1 & 2	
t_{PHZ}	DIR to E_n (HIGH to Cutoff)	1.6	4.7	1.6	4.3	1.7	4.9	ns	Figures 1 & 2	1, 2, 3
t_{set}	T_n to LE	2.5		2.0		2.5		ns	Figures 1 & 2	4
t_{hold}	T_n to LE	2.5		2.0		2.5		ns	Figures 1 & 2	
t_{pw}(H)	Pulse Width LE	2.5		2.0		2.5		ns	Figures 1 & 2	4
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.4	2.3	0.5	2.1	0.4	2.4	ns	Figures 1 & 2	4

8

Military Version—Preliminary (Continued)

Ceramic Dual-In-Line Package ECL-to-TTL AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{TTL} = +4.5V$ to $+5.5V$, $V_{CC} = V_{CCA} = GND$, $C_L = 50$ pF

Symbol	Parameter	$T_C = -55°C$		$T_C = 25°C$		$T_C = +125°C$		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
t_{PLH} t_{PHL}	E_n to T_n (Transparent)	2.3	6.4	2.4	5.6	2.6	6.3	ns	Figures 3 & 4	1, 2, 3
t_{PLH} t_{PHL}	LE to T_n	3.1	8.0	3.1	7.3	3.3	8.0	ns	Figures 3 & 4	
t_{PZH} t_{PZL}	OE to T_n (Enable Time)	3.2 3.6	8.9 9.4	3.7 4.0	9.0 9.3	4.0 4.3	10.2 10.4	ns	Figures 3 & 5	
t_{PHZ} t_{PLZ}	OE to T_n (Disable Time)	3.2 3.0	9.9 9.7	3.3 3.4	9.0 8.8	3.5 4.1	9.4 10.6	ns	Figures 3 & 5	1, 2, 3
t_{PHZ} t_{PLZ}	DIR to T_n (Disable Time)	2.6 2.7	9.4 8.5	2.8 3.1	8.8 8.0	2.9 4.0	9.1 9.7	ns	Figures 3 & 6	
t_{set}	E_n to LE	2.5		2.0		2.5		ns	Figures 3 & 4	4
t_{hold}	E_n to LE	3.0		2.5		3.0		ns	Figures 3 & 4	
$t_{pw}(H)$	Pulse Width LE	2.5		2.0		5.0		ns	Figures 3 & 4	4

Cerpak TTL-to-ECL AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{TTL} = +4.5V$ to $+5.5V$

Symbol	Parameter	$T_C = -55°C$		$T_C = 25°C$		$T_C = +125°C$		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
t_{PLH} t_{PHL}	T_n to E_n (Transparent)	1.0	3.9	1.1	3.6	1.1	4.0	ns ns	Figures 1 & 2	1, 2, 3
t_{PLH} t_{PHL}	LE to E_n	1.2	3.8	1.4	3.7	1.6	4.2	ns ns	Figures 1 & 2	
t_{PZH}	OE to E_n (Cutoff to HIGH)	1.0	4.3	1.5	4.4	1.7	5.2	ns	Figures 1 & 2	
t_{PHZ}	OE to E_n (HIGH to Cutoff)	1.5	5.1	1.6	4.5	1.6	5.1	ns	Figures 1 & 2	
t_{PHZ}	DIR to E_n (HIGH to Cutoff)	1.6	4.7	1.6	4.3	1.7	4.9	ns	Figures 1 & 2	1, 2, 3
t_{set}	T_n to LE	2.5		2.0		2.5		ns	Figures 1 & 2	4
t_{hold}	T_n to LE	2.5		2.0		2.5		ns	Figures 1 & 2	
$t_{pw}(H)$	Pulse Width LE	2.5		2.0		2.5		ns	Figures 1 & 2	4
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.4	2.3	0.5	2.1	0.4	2.4	ns	Figures 1 & 2	4

Military Version—Preliminary (Continued)

Cerpak ECL-to-TTL AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{TTL} = +4.5V$ to $+5.5V$, $C_L = 50$ pF

Symbol	Parameter	$T_C = -55°C$		$T_C = 25°C$		$T_C = +125°C$		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
t_{PLH} t_{PHL}	E_n to T_n (Transparent)	2.3	6.4	2.4	5.6	2.6	6.3	ns	Figures 3 & 4	1, 2, 3
t_{PLH} t_{PHL}	LE to T_n	3.1	8.0	3.1	7.3	3.3	8.0	ns	Figures 3 & 4	
t_{PZH} t_{PZL}	OE to T_n (Enable Time)	3.2 3.6	8.9 9.4	3.7 4.0	9.0 9.3	4.0 4.3	10.2 10.4	ns	Figures 3 & 5	1, 2, 3
t_{PHZ} t_{PLZ}	OE to T_n (Disable Time)	3.2 3.0	9.9 9.7	3.3 3.4	9.0 8.8	3.5 4.1	9.4 10.6	ns	Figures 3 & 5	
t_{PHZ} t_{PLZ}	DIR to T_n (Disable Time)	2.6 2.7	9.4 8.5	2.8 3.1	8.8 8.0	2.9 4.0	9.1 9.7	ns	Figures 3 & 6	
t_{set}	E_n to LE	2.5		2.0		2.5		ns	Figures 3 & 4	4
t_{hold}	E_n to LE	3.0		2.5		3.0		ns	Figures 3 & 4	
$t_{pw}(H)$	Pulse Width LE	2.5		2.0		5.0		ns	Figures 3 & 4	4

Note 1: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals −55°C), then testing immediately after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

**Note 2:** Screen tested 100% on each device at +25°C, temperature only, Subgroup A9.

Note 3: Sample tested (Method 5005, Table I) on each mfg. lot at +25°C, Subgroup A9, and at +125°C and −55°C temperatures, Subgroups A10 and A11.

Note 4: Not tested at +25°C, +125°C and −55°C temperature (design characterization data).

Test Circuitry

FIGURE 1. TTL to ECL AC Test Circuit

F_{TTL} — TTL FORCING FUNCTION
F_{ECL} — ECL FORCING FUNCTION

TL/F/10219-7

TL/F/10219-8

Switching Waveforms


FIGURE 2. TTL to ECL Transition—Propagation Delay and Transition Times

TL/F/10219-9

11

Test Circuitry (Continued)

C_L = 50 pF including stray and jig capacitance.

Note: 50Ω to ground termination **must be included** on ECL I/O pins **not** monitored by a 50Ω scope to prevent oscillatory feedback.

TL/F/10219–10

FIGURE 3. ECL-to-TTL AC Test Circuit

Switching Waveforms (Continued)

TL/F/10219–11

Note: DIR is LOW, and OE is HIGH

**FIGURE 4. ECL-to-TTL Transition—Propagation Delay and Transition Times**

Note: DIR is LOW, LE is HIGH

TL/F/10219–14

FIGURE 5. ECL-to-TTL Transition, OE to TTL Output, Enable and Disable Times


Note: OE is HIGH, LE is HIGH

TL/F/10219–15

FIGURE 6. ECL-to-TTL Transition, DIR to TTL Output, Disable Time

Applications

TL/F/10219-12

FIGURE 7. Applications Diagram—MOS/TTL SRAM Interface Using F100328 ECL-TTL Latched Translator

Ordering Information

The device number is used to form part of a simplified purchasing code where A package type and temperature range are defined as follows:

100328   D   C   QR

Device Type (Basic)

Package Code
 D = Ceramic DIP
 F = Quad Cerpak
 Q = Plastic Leaded Chip Carrier (PCC)

Special Variations
 QR = Commercial grade device with
  burn-in
 QB = Military grade device with
  environmental and burn-in
  processing

Temperature Range
 C = Commercial (0°C to +85°C)
 M = Military (−55°C to +125°C)

Physical Dimensions inches (millimeters)

1.215
(30.86)
MAX

0.025
(0.635)
RAD

0.030 – 0.055
(0.762 – 1.397)
RAD TYP

0.390
(9.906)
MAX
GLASS

0.370
(9.398)
MAX

0.005
(0.127)
MIN

GLASS
SEALANT

0.055 ± 0.005
(1.397 ± 0.127)

0.037 ± 0.005
(0.940 ± 0.127)

0.020 – 0.070
(0.508 – 1.778)

0.225
(5.715)
MAX

0.400 – 0.430
(10.16 – 10.92)

0.180
(4.572)
MAX

86° 94°
TYP

95° ± 5°
TYP

0.008 – 0.012
(0.203 – 0.305)
TYP

0.055
(1.397)
MAX
BOTH ENDS

0.100 ± 0.010
(2.540 ± 0.254)
TYP

0.018 ± 0.003
(0.457 ± 0.076)
TYP

0.125
(3.175)
MIN

0.485 ± 0.050
(12.32 ± 1.270)

J24E (REV G)

24-Lead Ceramic Dual-In-Line Package (0.400″ Wide) (D)
NS Package Number J24E

6 SPACES AT
0.050
(1.270)

0.130
(3.302)
DIA
NOM
PEDESTAL

6 SPACES AT
0.050
(1.270)

0.326
(8.280)
NOM SQUARE

0.045
(1.143)
× 45°

VIEW A-A

0.045
(1.143)
× 45°

0.410 – 0.430
(10.41 – 10.92)
SQUARE
(CONTACT DIMENSION)

0.020
(0.508)
MIN

0.013 – 0.018
(0.330 – 0.457)
TYP

0.165 – 0.180
(4.191 – 4.572)

0.032 – 0.040
(0.813 – 1.016)

0.005 – 0.015
(0.127 – 0.381)

PIN NO. 1
IDENT

0.026 – 0.032
(0.660 – 0.813)
TYP

0.104 – 0.118
(2.642 – 2.997)

0.450
(11.43)
REF SQ

0.485 – 0.495
(12.32 – 12.57)
SQUARE

V28A (REV G)

Note: Pedestal as shown on base is not available for F100K ECL products.

28-Lead Plastic Chip Carrier (V)
NS Package Number V28A

F100328 Low Power Octal ECL/TTL Bi-Directional Translator with Latch

0.370
(9.398)
MIN SQUARE

0.250 – 0.360
(6.350 – 9.144)
TYP

0.250 – 0.360
(6.350 – 9.144)
TYP

0.004 – 0.006
(0.102 – 0.152)

PIN NO. 1
IDENT

24 23 22 21 20 19
1   18
2   17
3   16
4   15
5   14
6   13
7 8 9 10 11 12

0.016 – 0.018
(0.406 – 0.457)
TYP

0.075
(1.905)
8 PLCS
MAX

0.050 ± 0.005
(1.270 ± 0.127)
TYP

0.035 – 0.050
(0.889 – 1.270)

0.085
(2.159)
MAX

0.400
(10.16)
SQUARE MAX
GLASS

W24B (REV C)

24-Lead Quad Cerpak (F)
NS Package Number W24B

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.