

# F100371

## Low Power Triple 4-Input Multiplexer with Enable


### General Description

The F100371 contains three 4-input multiplexers which share a common decoder (inputs  $S_0$  and  $S_1$ ). Output buffer gates provide true and complement outputs. A HIGH on the Enable input ( $\bar{E}$ ) forces all true outputs LOW (see Truth Table). All inputs have 50 k $\Omega$  pull-down resistors.

### Features

- 35% power reduction of the F100171
- 2000V ESD protection
- Pin/function compatible with F100171
- Voltage compensated operating range = -4.2V to -5.7V


### Logic Symbol




TL/F/10048-1

Pin Names	Description
$I_{0x}-I_{3x}$	Data Inputs
$S_0, S_1$	Select Inputs
$\bar{E}$	Enable Input (Active LOW)
$Z_a-Z_c$	Data Outputs
$\bar{Z}_a-\bar{Z}_c$	Complementary Data Outputs


### Connection Diagrams



TL/F/10048-2




TL/F/10048-3



TL/F/10148-4

F100371 Low Power Triple 4-Input Multiplexer with Enable

## Logic Diagram



TL/F/10148-5

## Truth Table

Inputs			Outputs
$\bar{E}$	$S_0$	$S_1$	$Z_n$
L	L	L	$I_{0x}$
L	H	L	$I_{1x}$
L	L	H	$I_{2x}$
L	H	H	$I_{3x}$
H	X	X	L

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care

## Absolute Maximum Ratings

Above which the useful life may be impaired. (Note 1)

**If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.**

Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Maximum Junction Temperature (T <sub>J</sub> )	
Ceramic	+175°C
Plastic	+150°C
V <sub>EE</sub> Pin Potential to Ground Pin	-7.0V to +0.5V
Input Voltage (DC)	V <sub>EE</sub> to +0.5V
Output current (DC Output HIGH)	-50 mA
ESD (Note 2)	≥2000V

## Recommended Operating Conditions

Case Temperature (T <sub>C</sub> )	
Commercial	0°C to +85°C
Military	-55°C to +125°C
Supply Voltage (V <sub>EE</sub> )	
Commercial	-5.7V to -4.2V
Military	-5.7V to -4.2V

## Commercial Version

## DC Electrical Characteristics

V<sub>EE</sub> = -4.2V to -5.7V, V<sub>CC</sub> = V<sub>CCA</sub> = GND, T<sub>C</sub> = 0°C to +85°C (Note 3)

Symbol	Parameter	Min	Typ	Max	Units	Conditions	
V <sub>OH</sub>	Output HIGH Voltage	-1025	-955	-870	mV	V <sub>IN</sub> = V <sub>IH</sub> (Max) or V <sub>IL</sub> (Min)	Loading with 50Ω to -2.0V
V <sub>OL</sub>	Output LOW Voltage	-1830	-1705	-1620	mV		
V <sub>OHc</sub>	Output HIGH Voltage	-1035			mV	V <sub>IN</sub> = V <sub>IH</sub> (Min) or V <sub>IL</sub> (Max)	Loading with 50Ω to -2.0V
V <sub>OLc</sub>	Output LOW Voltage			-1610	mV		
V <sub>IH</sub>	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs	
V <sub>IL</sub>	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs	
I <sub>IL</sub>	Input LOW Current	0.50			μA	V <sub>IN</sub> = V <sub>IL</sub> (Min)	
I <sub>IH</sub>	Input HIGH Current I <sub>0X</sub> -I <sub>3X</sub> S <sub>0</sub> , S <sub>1</sub> , $\bar{E}$			340 300	μA	V <sub>IN</sub> = V <sub>IH</sub> (Max)	
I <sub>EE</sub>	Power Supply Current	-75		-39	mA	Inputs Open	

**Note 1:** Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** ESD testing conforms to MIL-STD-883, Method 3015.

**Note 3:** The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

## Commercial Version (Continued)

### Ceramic Dual-In-Line Package AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay $I_{0x}-I_{3x}$ to Output	0.45	1.50	0.45	1.50	0.45	1.60	ns	<i>Figures 1 and 2</i> (Note 1)
$t_{PLH}$ $t_{PHL}$	Propagation Delay $S_0, S_1$ to Output	0.90	2.40	0.90	2.40	1.00	2.60	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\bar{E}$ to Output	0.65	2.30	0.65	2.30	0.75	2.40	ns	
$t_{TLH}$ $t_{THL}$	Transition Time 20% to 80%, 80% to 20%	0.35	1.20	0.35	1.20	0.35	1.20	ns	<i>Figures 1 and 2</i>

**Note 1:** The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

### PCC and Cerpak AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay $I_{0x}-I_{3x}$ to Output	0.45	1.30	0.45	1.30	0.45	1.40	ns	<i>Figures 1 and 2</i> (Note 2)
$t_{PLH}$ $t_{PHL}$	Propagation Delay $S_0, S_1$ to Output	0.90	2.20	0.90	2.20	1.00	2.40	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\bar{E}$ to Output	0.65	2.10	0.65	2.10	0.75	2.20	ns	
$t_{TLH}$ $t_{THL}$	Transition Time 20% to 80%, 80% to 20%	0.35	1.10	0.35	1.10	0.35	1.10	ns	<i>Figures 1 and 2</i>
$t_{s, G-G}$	Skew, Gate to Gate		TBD		TBD		TBD	ps	PCC Only (Note 1)

**Note 1:** Gate to gate skew is defined as the difference in propagation delays between each of the outputs.

**Note 2:** The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

## Military Version - Preliminary

### DC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_C = -55^{\circ}C$  to  $+125^{\circ}C$

Symbol	Parameter	Min	Max	Units	$T_C$	Conditions	Notes	
$V_{OH}$	Output HIGH Voltage	-1025	-870	mV	$0^{\circ}C$ to $+125^{\circ}C$	$V_{IN} = V$ (Max) or $V_{IL}$ (Min)	Loading with $50\Omega$ to $-2.0V$	1, 2, 3
		-1085	-870	mV	$-55^{\circ}C$			
$V_{OL}$	Output LOW Voltage	-1830	-1620	mV	$0^{\circ}C$ to $+125^{\circ}C$			
		-1830	-1555	mV	$-55^{\circ}C$			
$V_{OHC}$	Output HIGH Voltage	-1035		mV	$0^{\circ}C$ to $+125^{\circ}C$	$V_{IN} = V_{IH}$ (Min) or $V_{IL}$ (Max)	Loading with $50\Omega$ to $-2.0V$	1, 2, 3
		-1085		mV	$-55^{\circ}C$			
$V_{OLC}$	Output LOW Voltage		-1610	mV	$0^{\circ}C$ to $+125^{\circ}C$			
			-1555	mV	$-55^{\circ}C$			
$V_{IH}$	Input HIGH Voltage	-1165	-870	mV	$-55^{\circ}C$ to $+125^{\circ}C$	Guaranteed HIGH Signal for All Inputs	1, 2, 3, 4	
$V_{IL}$	Input LOW Voltage	-1830	-1475	mV	$-55^{\circ}C$ to $+125^{\circ}C$	Guaranteed LOW Signal for All Inputs	1, 2, 3, 4	
$I_{IL}$	Input LOW Current	0.50		$\mu A$	$-55^{\circ}C$ to $+125^{\circ}C$	$V_{EE} = -4.2V$ $V_{IN} = V_{IL}$ (Min)	1, 2, 3	
$I_{IH}$	Input HIGH Current $I_{OX}-I_{3X}$ $S_0, S_1, \bar{E}$		340 300	$\mu A$	$0^{\circ}C$ to $+125^{\circ}C$	$V_{EE} = -5.7V$ $V_{IN} = V_{IH}$ (Max)	1, 2, 3	
			490 450	$\mu A$	$-55^{\circ}C$			
$I_{EE}$	Power Supply Current	-80	-30	mA	$-55^{\circ}C$ to $+125^{\circ}C$	Inputs Open	1, 2, 3	

**Note 1:** F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals  $-55^{\circ}C$ ), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

**Note 2:** Screen tested 100% on each device at  $-55^{\circ}C$ ,  $+25^{\circ}C$ , and  $+125^{\circ}C$ , Subgroups 1, 2, 3, 7, and 8.

**Note 3:** Sample tested (Method 5005, Table I) on each manufactured lot at  $-55^{\circ}C$ ,  $+25^{\circ}C$ , and  $+125^{\circ}C$ , Subgroups 1, 2, 3, 7, and 8.

**Note 4:** Guaranteed by applying specified input condition and testing  $V_{OH}/V_{OL}$ .

## Military Version - Preliminary (Continued)

### Ceramic Dual-In-Line Package AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = -55^\circ C$		$T_C = +25^\circ C$		$T_C = +125^\circ C$		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
$t_{PLH}$ $t_{PHL}$	Propagation Delay $I_{0x}-I_{3x}$ to Output	0.30	1.90	0.40	1.70	0.30	2.00	ns	Figures 1 and 2	1, 2, 3, 5
$t_{PLH}$ $t_{PHL}$	Propagation Delay $S_0, S_1$ to Output	0.40	2.70	0.60	2.40	0.50	2.90	ns		
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\bar{E}$ to Output	0.50	2.70	0.60	2.40	0.50	2.90	ns		
$t_{TLH}$ $t_{THL}$	Transition Time 20% to 80%, 80% to 20%	0.20	1.60	0.30	1.50	0.20	1.60	ns		4

### Cerpak AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = -55^\circ C$		$T_C = +25^\circ C$		$T_C = +125^\circ C$		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
$t_{PLH}$ $t_{PHL}$	Propagation Delay $I_{0x}-I_{3x}$ to Output	0.30	1.90	0.40	1.70	0.30	2.00	ns	Figures 1 and 2	1, 2, 3, 5
$t_{PLH}$ $t_{PHL}$	Propagation Delay $S_0, S_1$ to Output	0.40	2.70	0.60	2.40	0.50	2.90	ns		
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\bar{E}$ to Output	0.50	2.70	0.60	2.40	0.50	2.90	ns		
$t_{TLH}$ $t_{THL}$	Transition Time 20% to 80%, 80% to 20%	0.20	1.60	0.30	1.50	0.20	1.60	ns		4

**Note 1:** F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals  $-55^\circ C$ ), then testing immediately after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

**Note 2:** Screen tested 100% on each device at  $+25^\circ C$  temperature only, Subgroup A9.

**Note 3:** Sample tested (Method 5005, Table 1) on each mfg. lot at  $+25^\circ C$ , Subgroup A9, and at  $+125^\circ C$  and  $-55^\circ C$  temperatures, Subgroups A10 and A11.

**Note 4:** Not tested at  $+25^\circ C$ ,  $+125^\circ C$  and  $-55^\circ C$  temperature (design characterization data).

**Note 5:** The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

# Test Circuitry

**Notes:**

- $V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V$
- L1 and L2 = equal length 50Ω impedance lines
- $R_T = 50\Omega$  terminator internal to scope
- Decoupling 0.1 μF from GND to  $V_{CC}$  and  $V_{EE}$
- All unused outputs are loaded with 50Ω to GND
- $C_L =$  Fixture and stray capacitance  $\leq 3$  pF
- Pin numbers shown are for flatpak; for DIP see logic symbol




FIGURE 1. AC Test Circuit

TL/F/10148-6

# Switching Waveforms





FIGURE 2. Propagation Delay and Transition Times

TL/F/10148-7


## Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:






# Physical Dimensions inches (millimeters)



24-Lead Ceramic Dual-In-Line Package (D)  
NS Package Number J24E

J24E (REV G)




V28A (REV G)

Note: Pedestal as shown on base is not available for F100K ECL products.

28-Lead Plastic Chip Carrier (Q)  
NS Package Number V28A

**Physical Dimensions** inches (millimeters) (Continued)

Lit. # 114926



**24-Lead Ceramic Flatpak (F)  
NS Package Number W24B**

W24B (REV C)

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

022060 ✓



**National Semiconductor Corporation**  
2900 Semiconductor Drive  
P.O. Box 58090  
Santa Clara, CA 95052-8090  
Tel: (408) 721-5000  
TWX: (910) 339-9240

**National Semiconductor GmbH**  
Industriestrasse 10  
D-8090 Furstenfeldbruck  
West Germany  
Tel: (0-81-41) 103-0  
Telex: 527-649  
Fax: (08141) 103554

**National Semiconductor Japan Ltd.**  
Sansedo Bldg. 5F  
4-15 Nishi Shinjuku  
Shinjuku-Ku,  
Tokyo 160, Japan  
Tel: 3-299-7001  
FAX: 3-299-7000

**National Semiconductor Hong Kong Ltd.**  
Suite 513, 5th Floor  
Chinachem Golden Plaza,  
77 Mody Road, Tsimshatsui East,  
Kowloon, Hong Kong  
Tel: 3-7231290  
Telex: 52996 NSSEA HX  
Fax: 3-3112536

**National Semicondutores Do Brasil Ltda.**  
Av. Brig. Faria Lima, 1383  
6.0 Andor-Conj. 62  
01451 Sao Paulo, SP, Brasil  
Tel: (55/11) 212-5066  
Fax: (55/11) 211-1181 NSBR BR

**National Semiconductor (Australia) PTY, Ltd.**  
1st Floor, 441 St. Kilda Rd.  
Melbourne, 3004  
Victoria, Australia  
Tel: (03) 267-5000  
Fax: 61-3-2677458