Flash

64 Mbit Serial Flash Memory with Dual and Quad

■ FEATURES

- Single supply voltage 1.65~2V
- · Speed
 - Fast Read for SPI mode
 - Read max frequency: 33MHz
 - Fast Read max frequency: 104MHz
 - Fast Read Dual/Quad max frequency: 84MHz/104MHz (168MHz equivalent Dual SPI; 416MHz equivalent Quad SPI)
 - Fast Read for QPI mode
 - Fast Read max frequency: 84MHz
 - Fast Read Quad max frequency: 104MHz (416MHz equivalent Quad QPI)
 - 8/ 16/ 32/ 64 byte Wrap-Around Burst Read Mode
- · Low power consumption
 - Active current: 15mA (typ.)
 - Standby current: 50 µ A (typ.)
 - Deep Power Down current: 5 µ A (typ.)
- Reliability
 - 100,000 typical program/erase cycles
 - 20 years Data Retention
- Program
 - Page programming time: 1.2 ms (typical)
- Page Programming
 - 256 byte per programmable page

- Program/Erase Suspend
- Erase
 - Chip Erase time 38 sec (typical)
 - 64K bytes Block Erase time 0.5 sec (typical)
 - 32K bytes Block Erase time 250 ms (typical)
 - 4K bytes Sector Erase time 60 ms (typical)
- Status and Security Register Feature
- Command Reset
- Advanced Security Features
 - Flexible Block Protection (BP0-BP3)
- · Lockable 512 bytes OTP security sector
- SPI Serial Interface
 - SPI Compatible: Mode 0 and Mode 3
- Support Serial Flash Discoverable Parameters (SFDP) mode
- Write Protect (WP)
- Hold Pin (HOLD)
- · All Pb-free products are RoHS-Compliant

■ ORDERING INFORMATION

Product ID	Speed	Packa	Comments		
F25D64QA –104PAIG	104MHz	8-lead SOIC	200 mil	Pb-free	
F25D64QA –104VAIG	104MHz	8-lead VSOP	208mil	Pb-free	
F25D64QA –104HIG	104MHz	8-contact WSON	6x5 mm	Pb-free	



■ GENERAL DESCRIPTION

The F25D64QA is a 64 Megabit, 1.8V only CMOS Serial Flash memory device. The device supports the standard Serial Peripheral Interface (SPI), a Dual/Quad SPI and QPI. ESMT's memory devices reliably store memory data even after 100,000 programming and erase cycles.


The memory array can be organized into 32,768 programmable pages of 256 byte each. 1 to 256 byte can be programmed at a time with the Page Program instruction.

The device features sector erase architecture. The memory array

is divided into 2,048 uniform sectors with 4K byte each; 256 uniform blocks with 32K byte each; 128 uniform blocks with 64K byte each. Sectors can be erased individually without affecting the data in other sectors. Blocks can be erased individually without affecting the data in other blocks. Whole chip erase capabilities provide the flexibility to revise the data in the device. The device has Sector, Block or Chip Erase but no page erase.

The sector protect/unprotect feature disables both program and erase operations in any combination of the sectors of the memory.

■ FUNCTIONAL BLOCK DIAGRAM




Publication Date: Aug. 2013 Revision: 1.1 **2/63**



■ PIN CONFIGURATIONS


8-Lead SOIC / 8-Lead VSOP

(SOIC 8L, 208mil Body, 1.27mm Pin Pitch) (SOIC 8L, 208mil Body with thickness 1.0mm, 1.27mm Pin Pitch)



8- Contact WSON

(WSON 8C, 6mmX5mm Body, 1.27mm Contact Pitch)



Publication Date: Aug. 2013 Revision: 1.1

3/63



■ PIN DESCRIPTION

Symbol	Pin Name	Functions
SCK	Serial Clock	To provide the timing for serial input and output operations
SI / SIO0	Serial Data Input / Serial Data Input Output 0	To transfer commands, addresses or data serially into the device. Data is latched on the rising edge of SCK (for Standard read mode). / Bidirectional IO pin to transfer commands, addresses or data serially into the device on the rising edge of SCK and read data or status from the device on the falling edge of SCK(for Dual/Quad mode).
SO / SIO1	Serial Data Output / Serial Data Input Output 1	To transfer data serially out of the device. Data is shifted out on the falling edge of SCK (for Standard read mode). / Bidirectional IO pin to transfer commands, addresses or data serially into the device on the rising edge of SCK and read data or status from the device on the falling edge of SCK (for Dual/Quad mode).
CE	Chip Enable	To activate the device when \overline{CE} is low.
WP / SIO2	Write Protect / Serial Data Input Output 2	The Write Protect (\overline{WP}) pin is used to enable/disable BPL bit in the status register. / Bidirectional IO pin to transfer commands, addresses or data serially into the device on the rising edge of SCK and read data or status from the device on the falling edge of SCK (for Quad mode).
HOLD / SIO3	Hold / Serial Data Input Output 3	To temporality stop serial communication with SPI flash memory without resetting the device. / Bidirectional IO pin to transfer commands, addresses or data serially into the device on the rising edge of SCK and read data or status from the device on the falling edge of SCK (for Quad mode).
VDD	Power Supply	To provide power.
Vss	Ground	

Publication Date: Aug. 2013 Revision: 1.1 **4/63**

individual 16 sectors unit: 4KB



■ SECTOR STRUCTURE

Table 1: F25D64QA Sector Address Table

64KB Block	32KB Block	Sector	Sector Size (Kbytes)	Address range	<u></u>
		2047	4KB	7FF000h – 7FFFFFh	T7
	255	:	:	:	1 :
127		2040	4KB	7F8000h - 7F8FFFh	
121		2039	4KB	7F7000h – 7F7FFFh	li
	254	:	:	:	
		2032	4KB	7F0000h – 7F0FFFh	1 :
		2031	4KB	7EF000h – 7EFFFFh	
	253	:	:	:	1
126		2024	4KB	7E8000h – 7E8FFFh	1
120		2023	4KB	7E7000h –7E7FFFh	1
	252	:	:	:	1
		2016	4KB	7E0000h – 7E0FFFh	1
		2015	4KB	7DF000h – 7DFFFFh	1
	251	:	:	:	
125		2008	4KB	7D8000h – 7D8FFFh	
123		2007	4KB	7D7000h – 7D7FFFh	
	250	:	:	:	
		2000	4KB	7D0000h – 7D0FFFh	

individual block unit: 64KB

		47	4KB	02F000h – 02FFFFh
	5	:	:	:
2		40	4KB	028000h - 028FFFh
2		39	4KB	027000h - 027FFFh
	4	:	:	:
		32	4KB	020000h - 020FFFh
		31	4KB	01F000h - 01FFFFh
	3	:	:	:
4		24	4KB	018000h - 018FFFh
1		23	4KB	017000h – 017FFFh
	2	:	:	:
		16	4KB	010000h - 010FFFh
		15	4KB	00F000h - 00FFFFh
	1	:	:	:
•		8	4KB	008000h - 008FFFh
0		7	4KB	007000h – 007FFFh
	0	:	:	:
		0	4KB	000000h - 000FFFh

individual 16 sectors unit: 4KB

Elite Semiconductor Memory Technology Inc.

Publication Date: Aug. 2013 Revision: 1.1 **5/63**



■ STATUS REGISTER

The software status register provides status on whether the flash memory array is available for any Read or Write operation, whether the device is Write enabled, and the state of the memory Write protection. During an internal Erase or Program operation, the status register may be read only to determine the completion of an operation in progress. Table 2 describes the function of each bit in the software status register.

Table 2: Software Status Register

Bit	Name	Function	Default at Power-up	Read/Write
Status R	egister			
0	BUSY	1 = Internal Write operation is in progress 0 = No internal Write operation is in progress	0	R
1	WEL	1 = Device is memory Write enabled 0 = Device is not memory Write enabled	0	R
2	BP0	Indicate current level of block write protection (See Table 3)	0	R/W
3	BP1	Indicate current level of block write protection (See Table 3)	0	R/W
4	BP2	Indicate current level of block write protection (See Table 3)	0	R/W
5	BP3	Indicate current level of block write protection (See Table 3)	0	R/W
6	QE	1 = Quad enabled 0 = Quad disabled	0	R/W
7	BPL	1 = BP3, BP2,BP1,BP0 are read-only bits 0 = BP3, BP2,BP1,BP0 are read/writable	0	R/W

Note:

- 1. BUSY and WEL are read only.
- 2. BP0~3, QE and BPL bits are non-volatile.

Write Enable Latch (WEL)

The Write-Enable-Latch bit indicates the status of the internal memory Write Enable Latch. If this bit is set to "1", it indicates the device is Write enabled. If the bit is set to "0" (reset), it indicates the device is not Write enabled and does not accept any memory Write (Program/ Erase) commands. This bit is automatically reset under the following conditions:

- Power-up
- Write Disable (WRDI) instruction completion
- Page Program instruction completion
- Sector Erase instruction completion
- Block Erase instruction completion
- Chip Erase instruction completion
- Write Status Register instructions completion
- Signal Block Lock (SBLK) instruction completion
- Signal Block Unlock (SBULK) instruction completion
- Gang Block Lock (GBLK) instruction completion
- Gang Block Unlock (GBULK) instruction completion
- Write Security Register (WRSCUR) instruction completion
- Write Protect Selection (WPSEL) instruction completion

BUSY

The BUSY bit determines whether there is an internal Erase or Program operation in progress. A "1" for the BUSY bit indicates the device is busy with an operation in progress. A "0" indicates the device is ready for the next valid operation.

Quad Enable (QE)

When the Quad Enable bit is reset to "0" (factory default), $\overline{\text{WP}}$ and $\overline{\text{HOLD}}$ pins are enabled. When QE pin is set to "1", Quad SIO₂ and SIO₃ are enabled. (The QE should never be set to "1" during standard and Dual SPI operation if the $\overline{\text{WP}}$ and $\overline{\text{HOLD}}$ pins are tied directly to the V_{DD} or V_{SS}.). When in QPI mode, QE bit is not required for setting.

Publication Date: Aug. 2013 Revision: 1.1 **6/63**

Protection Level		Status Ro	egister Bit		Protected Memory Area
Protection Level	BP3	BP2	BP1	BP0	64KB Block Range
0	0	0	0	0	None
Upper 1/128	0	0	0	1	Block 127
Upper 1/64	0	0	1	0	Block 126~127
Upper 1/32	0	0	1	1	Block 124~127
Upper 1/16	0	1	0	0	Block 120~127
Upper 1/8	0	1	0	1	Block 112~127
Upper 1/4	0	1	1	0	Block 96~127
Upper 1/2	0	1	1	1	Block 64~127
Bottom 1/2	1	0	0	0	Block 0~63
Bottom 96/128	1	0	0	1	Block 0~95
Bottom 112/128	1	0	1	0	Block 0~111
Bottom 120/128	1	0	1	1	Block 0~119
Bottom 124/128	1	1	0	0	Block 0~123
Bottom 126/128	1	1	0	1	Block 0~125
Bottom 127/128	1	1	1	0	Block 0~126
All Blocks	1	1	1	1	Block 0~127

Table 3: F25D64QA Block Protection Table

Block Protection (BP3, BP2, BP1, BP0)

The Block-Protection (BP3, BP2, BP1, BP0) bits define the memory area, as defined in Table 3, to be software protected against any memory Write (Program or Erase) operations. The Write Status Register (WRSR) instruction is used to program the BP3, BP2, BP1 and BP0 bits as long as $\overline{\rm WP}$ is high or the Block- Protection-Look (BPL) bit is 0. Chip Erase can only be executed if BP3, BP2, BP1 and BP0 bits are all 0. The factory default setting for Block Protection Bit (BP3 \sim BP0) is 0.

Block Protection Lock-Down (BPL)

 $\overline{\text{WP}}$ pin driven low (V_{IL}), enables the Block-Protection-Lock-Down (BPL) bit. When BPL is set to 1, it prevents any further alteration of the BPL, BP3, BP2, BP1 and BP0 bits. When the $\overline{\text{WP}}$ pin is driven high (V_{IH}), the BPL bit has no effect and its value is "Don't Care".

Table 4: 512 bytes Secured OTP Definition

Address range	Size	Standard Factory Lock	Customer Lock			
XXX000 ~ XXX00F	16-byte	ESN (electrical serial number)	Determined by customer			
XXX010 ~ XXX1FF	496-byte	N/A	Determined by customer			

Additional 512K bytes secured OTP for unique identifier: to provide 512K bytes one-time program area for setting device unique serial number - Which may be set by factory or system customer.

- Security register bit 0 indicates whether the chip is locked by factory or not.
- To program the 512K bytes secured OTP by entering 512K bytes secured OTP mode (with Enter Security OTP (ENSO) command), and going through normal program procedure, and then exiting 512K bytes secured OTP mode by writing
- Exit Security OTP (EXSO) command.
- Customer may lock-down the customer lockable secured OTP by writing WRSCUR (write security register) command to set customer lock-down bit1 as "1". Please refer to Table 9 of "security register definition" for security register bit definition and Table 4 of "512K bytes secured OTP definition" for address range definition.
- Note: Once lock-down whatever by factory or customer, it cannot be changed any more. While in 512K bytes secured OTP mode, array access is not allowed.

Publication Date: Aug. 2013 Revision: 1.1 **7/63**

■ HOLD OPERATION

HOLD pin is used to pause a serial sequence underway with the SPI flash memory without resetting the clocking sequence. To activate the $\overline{\text{HOLD}}$ mode, $\overline{\text{CE}}$ must be in active low state. The $\overline{\text{HOLD}}$ mode begins when the SCK active low state coincides with the falling edge of the $\overline{\text{HOLD}}$ signal. The HOLD mode ends when the $\overline{\text{HOLD}}$ signal's rising edge coincides with the SCK active low state.

If the falling edge of the $\begin{tabular}{l} \hline HOLD \end{tabular}$ signal does not coincide with the SCK active low state, then the device enters Hold mode when the SCK next reaches the active low state.

Similarly, if the rising edge of the $\overline{\mathsf{HOLD}}$ signal does not coincide with the SCK active low state, then the device exits in Hold mode when the SCK next reaches the active low state. See Figure 1 for Hold Condition waveform.

Once the device enters Hold mode, SO will be in high impedance state while SI and SCK can be V_{IL} or V_{IH} .

If $\overline{\text{CE}}$ is driven active high during a Hold condition, it resets the internal logic of the device. As long as $\overline{\text{HOLD}}$ signal is low, the memory remains in the Hold condition. To resume communication with the device, $\overline{\text{HOLD}}$ must be driven active high, and $\overline{\text{CE}}$ must be driven active low. See Figure 30 for Hold timing.

The $\overline{\text{HOLD}}$ function is only available for Standard SPI and Dual SPI operation, not during Quad SPI because this pin is used for SIO₃ when the QE bit of Status Register is set for Quad I/O or during QPI mode.




Figure 1: HOLD Condition Waveform

■ WRITE PROTECTION

The device provides software Write Protection.

The Write-Protect pin (\overline{WP}) enables or disables the lock-down function of the status register. The Block-Protection bits (BP3, BP2, BP1, BP0 and BPL) in the status register provide Write protection to the memory array and the status register. When the QE bit of Status Register is set for Quad I/O or the system enter QPI mode, the \overline{WP} pin function is not available since this pin is used for SIO₂.

Write Protect Pin (WP)

The Write-Protect ($\overline{\text{WP}}$) pin enables the lock-down function of the BPL bit (bit 7) in the status register. When $\overline{\text{WP}}$ is driven low, the execution of the Write Status Register (WRSR) instruction is determined by the value of the BPL bit (see Table 5). When $\overline{\text{WP}}$ is high, the lock-down function of the BPL bit is disabled.

Table 5: Conditions to Execute Write-Status- Register (WRSR) Instruction

WP	BPL	Execute WRSR Instruction
L	1	Not Allowed
L	0	Allowed
Н	Х	Allowed

Publication Date: Aug. 2013
Revision: 1.1 8/63




Quad Peripheral Interface (QPI) Read Mode

QPI protocol enables user to take full advantage of Quad I/O Serial Flash by providing the Quad I/O interface in command cycles, address cycles and as well as data output cycles.

Enable QPI mode

By issuing 35H command, the QPI mode is enable.




Quad Peripheral Interface (QPI) operation

To use QPI protocol, the host drives $\overline{\text{CE}}$ low then sends the Fast Read command, 0BH, followed by 6 address cycles and 4 dummy cycles. Most significant bit (MSB) comes first (Please refer to Figure 8-2).

After the dummy cycle, the Quad Peripheral Interface (QPI) Flash Memory outputs data on the falling edge of the SCK signal starting from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on $\overline{\text{CE}}$. The internal address pointer automatically increases until the highest memory address is reached. When reached the highest memory address, the address pointer returns to the beginning of the address space.

Reset QPI mode

By issuing F5H command, the device is reset to 1-I/O SPI mode.



Fast Read Quad I/O mode (4READ)

To increase the code transmission speed, the device provides a "Fast Read Quad I/O Mode" (4READ). By issuing command code EBH, the 4READ mode is enable. The number of dummy cycle increase from 4 to 6 cycles. The read cycle frequency will increase from 84MHz to 104MHz. (Please refer to Figure 10-2)

Publication Date: Aug. 2013 Revision: 1.1 9/63



■ INSTRUCTIONS

Instructions are used to Read, Write (Erase and Program), and configure the F25D64QA. The instruction bus cycles are 8 bits each for commands (Op Code), data, and addresses. Prior to executing any Page Program, Write Status Register, Sector Erase, Block Erase, or Chip Erase instructions, the Write Enable (WREN) instruction must be executed first. The complete list of the instructions is provided in Table 6. All instructions are synchronized off a high to low transition of $\overline{\text{CE}}$. Inputs will be accepted on the rising edge of SCK starting with the most significant bit. $\overline{\text{CE}}$ must be driven low before an instruction is

entered and must be driven high after the last bit of the instruction has been shifted in (except for Read, Read ID, Read Status Register, Read Electronic Signature instructions). Any low to high transition on $\overline{\text{CE}}$, before receiving the last bit of an instruction bus cycle, will terminate the instruction in progress and return the device to the standby mode.

Instruction commands (Op Code), addresses, and data are all input from the most significant bit (MSB) first.

Table 6-1: Device Operation Instruction (SPI)

	Maria						SPI	Bus Cy	∕cle ^{1~3}						
Operation	Max.		1	- :	2	3		4			5		6	1	N
-	Freq	S _{IN}	Sout	S _{IN}	S _{OUT}	S _{IN}	Sout	SIN	Sout	Sin	Sout	Sin	Sout	S _{IN}	Sout
Read	33 MHz	03H	Hi-Z	A ₂₃ -A ₁₆	Hi-Z	A ₁₅ -A ₈	Hi-Z	A ₇ -A ₀	Hi-Z	Χ	D_{OUT0}	Χ	D_{OUT1}	Χ	cont.
Fast Read	104MHz	0BH	Hi-Z	A ₂₃ -A ₁₆	Hi-Z	A ₁₅ -A ₈	Hi-Z	A ₇ -A ₀	Hi-Z	Χ	Х	Χ	D_{OUT0}	Х	cont.
Fast Read Dual I/O ^{12, 13} (2READ)	0.4841.1-	ввн	Hi-Z	A ₂₃	-A ₈	A ₇ -A	λ _{0,} Χ	D _{ou}	T0~1	cc	ont.		_		_
Fast Read Quad I/O ¹⁴ (4 dummy cycles) (W4READ)	. 84MHz	E7H	Hi-Z	A ₂₃ -A ₀	, M ₇ -M ₀	X, D _O	UT 0~2	Со	nt.		-		-		-
Fast Read Quad I/O ^{12, 14} (4READ)		EBH	Hi-Z	A ₂₃ -A ₀	M ₇ -M ₀	X, D _O	UT0~1	Dou	T2~6	cc	nt.		-		-
Sector Erase ⁴ - 4KB (SE)		20H	Hi-Z	A ₂₃ -A ₁₆	Hi-Z	A ₁₅ -A ₈	Hi-Z	A ₇ -A ₀	Hi-Z	-	-	-	-	-	-
Block Erase 32KB ⁵ (BE32K)		52H	Hi-Z	A ₂₃ -A ₁₆	Hi-Z	A ₁₅ -A ₈	Hi-Z	A ₇ -A ₀	Hi-Z	-	-	-	-	-	-
Block Erase ⁵ (BE)		D8H	Hi-Z	A ₂₃ -A ₁₆	Hi-Z	A ₁₅ -A ₈	Hi-Z	A_7-A_0	Hi-Z	-	-	-	-	-	-
Chip Erase (CE)		60H / C7H	Hi-Z	-	-	-	-	-	-	-	-	-	-	-	-
Program / Erase Suspend		ВОН	Hi-Z	-	-	-	-	-	-	-	-	-	-	-	-
Program / Erase Resume		30H	Hi-Z	-	-	-	-	-	-	-	-	-	-	-	-
Page Program (PP)		02H	Hi-Z	A ₂₃ -A ₁₆	Hi-Z	A ₁₅ -A ₈	Hi-Z	A ₇ -A ₀	Hi-Z	D _{IN0}	Hi-Z	D _{IN1}	Hi-Z	Up to 256 bytes	Hi-Z
Quad Page Program (4PP) ¹⁵		38h	Hi-Z	A ₂₃ ~A	₀ , D _{IN 0}	D _{IN}	1~4	D _{IN}	5~8	D _{IN}	9~12	D _{IN}	13~16	Úp to	256 te
Mode Bit Reset ¹⁶	104MHz	FFH	Hi-Z	-	-	-	-	-	-	-	-	-	-	-	-
Read Status Register (RDSR) ⁷		05H	Hi-Z	Х	D _{OUT} (S ₇ -S ₀)	-	-	-	-	-	-	-	-	-	-
Write Status Register (WRSR) 10		01H	Hi-Z	D _{IN} (S ₇ -S ₀)	Hi-Z	-	-		-	-	-	-	-	-	-
Write Enable (WREN) 10		06H	Hi-Z	-	-	-	-	-	-	-	-	-	-	-	-
Write Disable (WRDI)		04H	Hi-Z	-	-	-	-	-	-	-	-	-	-	-	-
Read Electronic Signature (RES) ⁸		ABH	Hi-Z	Х	Х	Х	Х	Х	Χ	Х	37H	-	-	-	-
RES in secured OTP mode & not lock down		ABH	Hi-Z	Х	Х	Х	Х	Х	Х	Х	77H	-	-	-	-
RES in secured OTP mode & lock down		ABH	Hi-Z	Х	Х	Х	Х	Х	Х	Х	F7H	-	-	-	-
Read ID (RDID) 9	1	9FH	Hi-Z	Х	8CH	Х	25H	Х	37h	-	-	_	-	-	_
Read Electronic ID (REMS) 11		90H	Hi-Z	00H	Hi-Z	00H	Hi-Z	00H 01H	Hi-Z Hi-Z	X	8CH 37H	X	37H 8CH	-	-

Elite Semiconductor Memory Technology Inc.

Publication Date: Aug. 2013
Revision: 1.1 10/63



Table 6-1: Device Operation Instruction (SPI) - Continued

	Max.						SP	Bus Cy	∕cle ^{1~3}						
Operation	Freq	1 2			3 4		Į,	5	6			N			
	1104	S _{IN}	Sout	S _{IN}	Sout	S _{IN}	Sout	S _{IN}	Sout	SIN	Sout	SIN	Sout	SIN	Sout
Deep Power Down (DP)		В9Н	Hi-Z	-	-	-	-	-	-	-	-	-	-	-	-
Release from Deep Power Down (RDP)		ABH	Hi-Z	-	-	-	i	-	-	1	-	-	-	ı	-
Enter secured OTP mode (ENSO)		В1Н	Hi-Z	-	-	-	-		-	-	-	-	-	-	-
Exit OTP (EXSO)		C1H	Hi-Z	-	-	-	-	-	-	-	-	-	-	ı	-
Read Security Register (RDSCUR)		2BH	Hi-Z	Х	D_{OUT}	-	1	-	-	ı	-	ı	-	ı	-
Write Security Register (WRSCUR)		2FH	Hi-Z	-	-	-	1	-	-	ı	-	ı	-	ı	-
Reset Enable (RSTEN)		66H	Hi-Z	-	-	-	-	-	-	-	-	-	-	ı	-
Reset Memory (RST) ⁶		99H	Hi-Z	-	-	-	-	-	-	-	-	-	-	ı	-
Signal Block Lock (SBLK)	104MHz	36H	Hi-Z	A ₂₃ -A ₁₆	Hi-Z	A ₁₅ -A ₈	Hi-Z	A ₇ -A ₀	Hi-Z	-	-	-	-	-	-
Signal Block Unlock (SBULK)		39H	Hi-Z	A ₂₃ -A ₁₆	Hi-Z	A ₁₅ -A ₈	Hi-Z	A ₇ -A ₀	Hi-Z	-	-	-	-	-	-
Block Protect Read (RDBLOCK)		3СН	Hi-Z	A ₂₃ -A ₁₆	Hi-Z	A ₁₅ -A ₈	Hi-Z	A ₇ -A ₀	Hi-Z	1	-	1	-	1	-
Gang Block Lock (GBLK)		7EH	Hi-Z	-	-	-	-	-	-	-	-	-	-	ı	-
Gang Block Unlock (GBULK)		98H	Hi-Z	-	-	-	1	-	-	1	-	ı	-	1	-
Write Protect Selection (WPSEL)		68H	Hi-Z	-	-	-	1	-	-	ı	-	ı	-	ı	-
Set Burst Length (SBL)		C0H	Hi-Z	D _{IN}	Hi-Z	-	-	-	-	-	-	-	-	1	-
Enable Quad I/O (EQIO)		35H	Hi-Z	-	-	-	-	-	-	-	-	-	-	-	-
NOP		00H	Hi-Z	-	-	-	-	-	-	-	-	-	-	-	-

Publication Date: Aug. 2013 Revision: 1.1 11/63



Table 6-2: Device Operation Instruction (QPI)

	May				QPI	Bus Cycl	e ^{1~3}			
Operation	Max. Freq	1	2	3	4	5	6	7	8	N
	Tieq	S _{IO}	Sıo	Sıo	Sıo	Sıo	S _{IO}	Sıo	Sıo	Sıo
Fast Read	84MHz	0BH	A ₂₃ -A ₁₆	A ₁₅ -A ₈	A ₇ -A ₀	M_7 - M_0	Х	D _{OUT0}	D _{OUT1}	cont.
Fast Read Quad I/O ^{12, 14} (4READ)	104MHz	EBH	A ₂₃ -A ₁₆	A ₁₅ -A ₈	A ₇ -A ₀	M ₇ -M ₀	Х	Х	D _{OUT0}	cont.
Sector Erase ⁴ - 4KB (SE)		20H	A ₂₃ -A ₁₆	A ₁₅ -A ₈	A ₇ -A ₀	-	-	-	-	-
Block Erase 32KB ⁵ (BE32K)		52H	A ₂₃ -A ₁₆	$A_{15}-A_{8}$	$A_7 - A_0$	-	-	-	-	-
Block Erase ⁵ (BE)		D8H	A ₂₃ -A ₁₆	A ₁₅ -A ₈	$A_7 - A_0$	-	-	-	-	-
Chip Erase (CE)		60H / C7H	-	-	-	-	-	-	-	-
Program / Erase Suspend		ВОН	-	-	-	-	-	-	-	-
Program / Erase Resume		30H	-	-	-	-	-	-	-	-
Page Program (PP)		02H	A ₂₃ -A ₁₆	A ₁₅ -A ₈	A ₇ -A ₀	D _{IN0}	D _{IN1}	D _{IN2}	D _{IN3}	Up to 256 bytes
Mode Bit Reset ¹⁶		FFH	FFH	FFH	FFH	-	-	-	-	-
Read Status Register (RDSR) ⁷		05H	D_{OUT} (S_7-S_0)	-	-	-	-	-	-	-
Write Status Register (WRSR) 10		01H	D _{IN} (S ₇ -S ₀)	-	-	-	-	-	-	-
Write Enable (WREN) 10		06H	-	ı	-	-	-	-	-	-
Write Disable (WRDI)		04H	-	ı	-	-	-	-	-	-
Read Electronic Signature (RES) ⁸		ABH	Х	X	Х	37H	-	-	-	-
RES in secured OTP mode & not lock down		ABH	Х	X	Х	77H	-	-	-	-
RES in secured OTP mode & lock down		ABH	Х	Х	Х	F7H	-	-	-	-
Deep Power Down (DP)	104MHz	В9Н	-	-	-	-	-	-	-	-
Release from Deep Power Down (RDP)		ABH	-	-	-	-	-	-	-	-
Exit OTP (EXSO)		C1H	-	-	-	-	-	-	-	-
Enter secured OTP mode (ENSO)	-	В1Н	-	-	-	-	-	-	-	-
Read Security Register (RDSCUR)		2BH	D _{OUT}	-	-	-	-	-	-	-
Write Security Register (WRSCUR)		2FH	-	-	-	-	-	-	-	-
Reset Enable (RSTEN)		66H	-	-	-	-	-	-	-	-
Reset Memory (RST) 6]	99H	-	-	_	_	_	_	_	_
Signal Block Lock (SBLK)]	36H	A ₂₃ -A ₁₆	A ₁₅ -A ₈	A ₇ -A ₀	-	-	-	-	-
Signal Block Unlock (SBULK)		39H	A ₂₃ -A ₁₆	A ₁₅ -A ₈	A ₇ -A ₀	-	-	-	_	_
Block Protect Read (RDBLOCK)		3CH	A ₂₃ -A ₁₆	A ₁₅ -A ₈	A ₇ -A ₀	-	-	-	-	-
Gang Block Lock (GBLK)]	7EH	-	ı	-	-	-	-	-	-
Gang Block Unlock (GBULK)] [98H	-	-	-	-	-	-	-	-
Write Protect Selection (WPSEL)		68H	-	-	-	-	-	-	-	-
Set Burst Length (SBL)		C0H	D _{IN}	ı	-	-	-	-	-	-
QPI ID Read (QPIID) 9		AFH	8CH	25H	37H	-	-	-	-	_
Reset Quad I/O (RSTQIQ)		F5H	-	-	-	-	-	-	_	_
NOP		00H	-	-	-	-	-	-	-	-

Notes:

- Operation: S_{IN} = Serial In, S_{OUT} = Serial Out, S_{IO} = Serial In/Out.
 X = Dummy Input Cycles (V_{IL} or V_{IH}); = Non-Applicable Cycles (Cycles are not necessary); cont. = continuous
- 3. One SPI bus cycle is eight clock periods; one QPI bus cycle is two clock periods.
- 4. 4K byte Sector Earse addresses: use A_{MS} - A_{12} , remaining addresses can be V_{IL} or V_{IH} .

Publication Date: Aug. 2013 Revision: 1.1 12/63

ESMT F25D64QA

- 5. 32K byte Block Earse addresses: use A_{MS} - A_{15} , remaining addresses can be V_{IL} or V_{IH} 64K byte Block Earse addresses: use A_{MS} - A_{16} , remaining addresses can be V_{IL} or V_{IH}
- 6. RST command only executed if RSTEN command is executed first. Any intervening command will disable Reset.
- 7. The Read-Status-Register is continuous with ongoing clock cycles until terminated by a low to high transition on $\overline{\text{CE}}$.
- 8. The Read-Electronic-Signature is continuous with on going clock cycles until terminated by a low to high transition on CE.
- 9. The Read ID is output first byte 8CH as manufacture ID; second byte 25H as memory type; third byte 37H as memory capacity.
- 10. The Write-Enable (WREN) instruction and the Write-Status-Register (WRSR) instruction must work in conjunction of each other. The WRSR instruction must be executed immediately (very next bus cycle) after the WREN instruction to make both instructions effective. A successful WRSR can reset WREN.
- 11. The Manufacture ID and Device ID output will repeat continuously until $\overline{\sf CE}$ terminates the instruction.
- 12. Dual and Quad commands use bidirectional IO pins. DOLIT and cont. are serial data out; others are serial data in.
- 13. M₇-M₀: Mode bits. Dual input address:

```
IO0 = (A22, A20, A18, A16, A14, A12, A10, A8) (A6, A4, A2, A0, M6, M4, M2, M0)
IO1 = (A23, A21, A19, A17, A15, A13, A11, A9) (A7, A5, A3, A1, M7, M5, M3, M1)
Bus Cycle-2
Bus Cycle-3
```

14. M₇-M₀: Mode bits. Quad input address:

```
IO0 = (A20, A16, A12, A8, A4, A0, M4, M0)

IO1 = (A21, A17, A13, A9, A5, A1, M5, M1)

IO2 = (A22, A18, A14, A10, A6, A2, M6, M2)

IO3 = (A23, A19, A15, A11, A7, A3, M7, M3)

Bus Cycle-2
```

```
Fast Read Quad I/O data:

IO0 = (X, X), (X, X), (D4, D0), (D4, D0)

IO1 = (X, X), (X, X), (D5, D1), (D5, D1)

IO2 = (X, X), (X, X), (D6, D2), (D6, D2)

IO3 = (X, X), (X, X), (D7, D3), (D7, D3)

DOUT0

DOUT1

DOUT2

DOUT3

DOUT4

DOUT5
```

Bus Cycle-4 Bus Cycle-4

15. The instruction is initiated by executing command code, and then input data to bidirectional IO pins (SIO₀ ~ SIO₃). Quad input address and data:

```
IO0 = (A20, A16, A12, A8, A4, A0, D4, D0)
IO1 = (A21, A17, A13, A9, A5, A1, D5, D1)
IO2 = (A22, A18, A14, A10, A6, A2, D6, D2)
IO3 = (A23, A19, A15, A11, A7, A3, D7, D3)
SPI Bus Cycle
```

16. This instruction is recommended when using the Dual or Quad Mode bit feature.

Publication Date: Aug. 2013 Revision: 1.1 13/63



(1) Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, 4PP, SE, BE32K, BE, CE, WRSR, SBLK, SBULK, GBLK, GBULK, WRSCUR and WPSEL, which are intended to change the device content WEL bit should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: \overline{CE} goes low \rightarrow sending WREN instruction code \rightarrow \overline{CE} goes high. (Please refer to Figure 2-1 and Figure 2-2)

(2) Write Disable (WRDI)

The Write Disable (WRDI) instruction is to reset Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: $\overline{\text{CE}}$ goes low \rightarrow sending WRDI instruction code \rightarrow $\overline{\text{CE}}$ goes high. (Please refer to Figure 3-1 and Figure 3-2)

The WEL bit is reset by following situations:

- Power-up
- Completion of Write Disable (WRDI) instruction
- Completion of Write Status Register (WRSR) instruction
- Completion of Page Program (PP) instruction
- Completion of Quad Page Program (4PP) instruction
- Completion of Sector Erase (SE) instruction
- Completion of Block Erase 32KB (BE32K) instruction
- Completion of Block Erase (BE) instruction
- Completion of Chip Erase (CE) instruction
- Program/Erase Suspend
- Signal Block Lock (SBLK) instruction
- Signal Block Unlock (SBULK) instruction
- Gang Block Lock (GBLK) instruction
- Gang Block Unlock (GBULK) instruction
- Write Security Register (WRSCUR) instruction
- Write Protect Selection (WPSEL) instruction

(3) Read Identification (RDID)

The RDID instruction is to read the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The ESMT Manufacturer ID is 8CH, the memory type ID is 25H as the first-byte device ID, and the individual device ID of second-byte ID are listed as table of "ID Definitions". (Please refer to Table 8)

The sequence of issuing RDID instruction is: \overline{CE} goes low \rightarrow sending RDID instruction code \rightarrow 24-bits ID data out on SO \rightarrow to end RDID operation can drive \overline{CE} to high at any time during data out.

While Program/Erase operation is in progress, it will not decode the RDID instruction, therefore there's no effect on the cycle of program/erase operation which is currently in progress. When \overline{CE} goes high, the device is at standby stage. (Please refer Figure 4)

(4) Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition). It is recommended to check the BUSY bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: $\overline{\text{CE}}$ goes low \rightarrow sending RDSR instruction code \rightarrow Status Register data out on SO. (Please refer to Figure 5-1 and Figure 5-2)

Publication Date: Aug. 2013 Revision: 1.1 14/63



(5) Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in Table 3). The WRSR also can set or reset the Quad enable (QE) bit and set or reset the Block Protection Lock-Down (BPL) bit in accordance with Write Protection (WP /SIO2) pin signal, but has no effect on bit1(WEL) and bit0 (BUSY) of the status register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: \overline{CE} goes low \rightarrow sending WRSR instruction code \rightarrow Status Register data on SI \rightarrow \overline{CE} goes high. (Please refer to Figure 6-1 and Figure 6-2)

The $\overline{\text{CE}}$ must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (t_W) is initiated as soon as Chip Enable ($\overline{\text{CE}}$) goes high. The BUSY bit still can be check out during the Write Status Register cycle is in progress. The BUSY sets 1 during the t_W timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

Mode	Status register condition	WP and BPL bit status	Memory		
Software protection mode (SPM)	Status register can be written in (WEL bit is set to "1") and the BPL, BP0-BP3 bits can be changed	\overline{WP} =1 and BPL bit=0, or \overline{WP} =0 and BPL bit=0, or \overline{WP} =1 and BPL=1	The protected area cannot be program or erase.		
Hardware protection mode (HPM)	The BPL, BP0-BP3 of status register bits cannot be changed	WP =0, BPL bit=1	The protected area cannot be program or erase.		

Table 7. Protection Modes

Note: As defined by the values in the Block Protect (BP3, BP2, BP1, BP0) bits of the Status Register, as shown in Table 3.

As the above table showing, the summary of the Software Protected Mode (SPM) and Hardware Protected Mode (HPM).

Software Protected Mode (SPM):

- When BPL bit=0, no matter WP /SIO₂ is low or high, the WREN instruction may set the WEL bit and can change the values of BPL, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM).
- When BPL bit=1 and WP /SIO₂ is high, the WREN instruction may set the WEL bit can change the values of BPL, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM).

Note:

If BPL bit=1 but $\overline{\text{WP}}/\text{SIO}_2$ is low, it is impossible to write the Status Register even if the WEL bit has previously been set. It is rejected to write the Status Register and not be executed.

Hardware Protected Mode (HPM):

When BPL bit=1, and then WP /SIO₂ is low (or WP /SIO₂ is low before BPL bit=1), it enters the hardware protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2, BP1, BP0 and hardware protected mode by the WP /SIO₂ to against data modification.

Note:

To exit the hardware protected mode requires \overline{WP} /SIO₂ driving high once the hardware protected mode is entered. If the \overline{WP} /SIO₂ pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP3, BP2, BP1, BP0. If the system enter QPI or set QE=1, the feature of HPM will be disabled.

Publication Date: Aug. 2013 Revision: 1.1 15/63



(6) Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCK, and data shifts out on the falling edge of SCK at a maximum frequency F_{RSCLK}. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: \overline{CS} goes low \rightarrow sending READ instruction code \rightarrow 3-byte address on SI \rightarrow data out on SO \rightarrow to end READ operation can use \overline{CS} to high at any time during data out. (Please refer to Figure 7)

(7) Read Data Bytes at Higher Speed (FAST_READ)

The Fast Read instruction is for quickly reading data out. The address is latched on rising edge of SCK, and data of each bit shifts out on the falling edge of SCK at a maximum frequency F_{SCLK}. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Fast Read instruction. The address counter rolls over to 0 when the highest address has been reached.

SPI mode

The sequence of issuing Fast Read instruction is: $\overline{\text{CE}}$ goes low \rightarrow sending Fast Read instruction code \rightarrow 3-byte address on SI \rightarrow 1-dummy byte (default) address on SI \rightarrow data out on SO \rightarrow to end Fast Read operation can use $\overline{\text{CE}}$ to high at any time during data out. (Please refer to Figure 8-1)

QPI mode

The sequence of issuing Fast Read instruction is: \overline{CE} goes low \rightarrow sending Fast Read instruction code, 2 cycle \rightarrow 24-bit address on $SIO_3 \sim SIO_0 \rightarrow$ 4 dummy cycle \rightarrow data out interleave on $SIO_3 \sim SIO_0 \rightarrow$ to end QPI Fast Read operation can use \overline{CE} to high at any time during data out. (Please refer to Figure 8-2)

In the performance-enhancing mode, M[7:4] must be toggling with M[3:0]; likewise M[7:0]=A5h, 5Ah, F0h or 0Fh can make this mode continue and reduce the next 4READ instruction. Once M[7:4] is no longer toggling with M[3:0]; likewise M[7:0]=FFh, 00h, AAh or 55h and afterwards \overline{CE} is raised and then lowered, the system then will escape from performance enhance mode and return to normal operation.

While Program/Erase/Write Status Register cycle is in progress, Fast Read instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

(8) Fast Read Dual I/O (2READ)

The 2READ instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of SCK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCK at a maximum frequency F_{TSCLK1} . The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing 2READ instruction is: \overline{CE} goes low \rightarrow sending 2READ instruction \rightarrow 24-bit address interleave on SIO₁ & SIO₀ \rightarrow 4 dummy cycles on SIO₁ & SIO₀ \rightarrow data out interleave on SIO₁ & SIO₀ \rightarrow to end 2READ operation can use \overline{CE} to high at any time during data out (Please refer to Figure 9).

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Publication Date: Aug. 2013 Revision: 1.1 16/63

F25D64QA



(9) Fast Read Quad I/O (4READ)

The 4READ instruction enable quad throughput of Serial Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4READ instruction. The address is latched on rising edge of SCK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCK at a maximum frequency F_{TSCLK2}. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

SPI mode

The sequence of issuing 4READ instruction is: $\overline{\text{CE}}$ goes low \rightarrow sending 4READ instruction \rightarrow 24-bit address interleave on SIO₃,~SIO₀ \rightarrow 2+4 dummy cycles \rightarrow data out interleave on SIO₃, SIO₂, SIO₁ & SIO₀ \rightarrow to end 4READ operation can use $\overline{\text{CE}}$ to high at any time during data out. (Please refer to Figure 10-1)

W4READ instruction (E7) is also available is SPI mode for 4 I/O read. The sequence is similar to 4READ, but with only 4 dummy cycles. The clock rate runs at 84MHz.

QPI mode

The sequence of issuing 4READ instruction is: $\overline{\text{CE}}$ goes low \rightarrow sending 4READ instruction \rightarrow 24-bit address interleave on SIO₃~SIO₀ \rightarrow 2+4 dummy cycles \rightarrow data out interleave on SIO₃~SIO₀ \rightarrow to end 4READ operation can use $\overline{\text{CE}}$ to high at any time during data out. (Please refer to Figure 10-2)

Another sequence of issuing 4 READ instruction especially useful in random access is : \overline{CE} goes low \rightarrow sending 4READ instruction \rightarrow 3-bytes address interleave on SIO₃, SIO₂, SIO₁ & SIO₀ \rightarrow performance enhance toggling bit M[7:0] \rightarrow 4 dummy cycles \rightarrow data out still \overline{CE} goes high \rightarrow \overline{CE} goes low (reduce 4 Read instruction) \rightarrow 24-bit random access address (Please refer to Figure 22).

In the performance-enhancing mode, M[7:4] must be toggling with M[3:0]; likewise M[7:0]=A5h, 5Ah, F0h or 0Fh can make this mode continue and reduce the next 4READ instruction. Once M[7:4] is no longer toggling with M[3:0]; likewise M[7:0]=FFh, 00h, AAh or 55h and afterwards \overline{CE} is raised and then lowered, the system then will escape from performance enhance mode and return to normal operation.

While Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Publication Date: Aug. 2013 Revision: 1.1 17/63



(10) Burst Read


The device supports Burst Read in both SPI and QPI mode. To set the Burst length, following command operation is required Issuing command: "C0h" in the first Byte (8-clocks), following 4 clocks defining wrap around enable with "0h" and disable with "1h".

Next 4 clocks is to define wrap around depth. Definition as following table:


Data	Wrap Around	Wrap Depth	Data	Wrap Around	Wrap Depth
1xh	No	X	00h	Yes	8-byte
1xh	No	X	01h	Yes	16-byte
1xh	No	X	02h	Yes	32-byte
1xh	No	Х	03h	Yes	64-byte

The wrap around unit is defined within the 256-byte page, with random initial address. It's defined as "wrap-around mode disable" for the default state of the device. To exit wrap around, it is required to issue another "C0" command in which data='1xh". Otherwise, wrap around status will be retained until power down or reset command. To change wrap around depth, it is required to issue another "C0" command in which data="0xh". QPI "0Bh" "EBh" and SPI "EBh" "E7h" support wrap around feature after wrap around enable. The device id default without Burst read.

SPI Mode



QPI Mode



Publication Date: Aug. 2013 Revision: 1.1 18/63



(11) Performance Enhance Mode

The device could waive the command cycle bits if the two cycle bits after address cycle toggles. (Please note Figure 11-1 and Figure 11-2)

Performance enhance mode is supported in both SPI and QPI mode. In QPI mode, "EBh" "0Bh" and SPI "EBh" "E7h" commands support enhance mode. The performance enhance mode is not supported in dual I/O mode.

After entering enhance mode, following \overline{CE} go high, the device will stay in the read mode and treat \overline{CE} go low of the first clock as address instead of command cycle.

To exit enhance mode, a new fast read command whose first two dummy cycles is not toggle then exit. Or issue "FFh" command to exit enhance mode.

(12) Mode Bit Reset (FFh)

To conduct the Performance Enhance Mode Reset operation in SPI mode, FFh command code, 8 clocks, should be issued in Signal I/O sequence. In QPI mode, FFFFFFFh command code, 8 clocks, in 4 I/O should be issue (Please refer to Figure 23)

(13) Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (see table of memory organization) is a valid address for Sector Erase (SE) instruction. The $\overline{\text{CE}}$ must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

Address bits [A_{MS}-A₁₂] (A_{MS} is the most significant address) select the sector address.

The sequence of issuing SE instruction is: \overline{CE} goes low \rightarrow sending SE instruction code \rightarrow 3-byte address on SI \rightarrow \overline{CE} goes high. (Please refer to Figure 14-1 and Figure 14-2)

The self-timed Sector Erase Cycle time (T_{SE}) is initiated as soon as \overline{CE} goes high. The BUSY bit still can be check out during the Sector Erase cycle is in progress. The BUSY sets 1 during the T_{SE} timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the sector is protected by BP3, BP2, BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the sector.

Publication Date: Aug. 2013
Revision: 1.1 19/63



(14) 32K Byte Block Erase (BE32K)

The 32K Byte Block Erase (BE32K) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 32K-byte block erase operation. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE32K). Any address of the block (see table of memory organization) is a valid address for Block Erase (BE32K) instruction. The $\overline{\text{CE}}$ must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE32K instruction is: \overline{CE} goes low \rightarrow sending BE32K instruction code \rightarrow 3-byte address on SI \rightarrow \overline{CE} goes high. (Please refer to Figure 15-1 and Figure 15-2)

The self-timed Block Erase Cycle time (T_{BE1}) is initiated as soon as Chip Enable (\overline{CE}) goes high. The BUSY bit still can be check out during the Block Erase cycle is in progress. The BUSY sets 1 during the T_{BE1} timing, and sets 0 when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the block is protected by BP3, BP2, BP1, BP0 bits, the Block Erase (BE32K) instruction will not be executed on the block.

(15) 64K Byte Block Erase (BE)

The 64K Byte Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (Please refer to table of memory organization) is a valid address for Block Erase (BE) instruction.

The $\overline{\text{CE}}$ must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE instruction is: \overline{CE} goes low \rightarrow sending BE instruction code \rightarrow 3-byte address on SI \rightarrow \overline{CE} goes high. (Please refer to Figure 16-1 and Figure 16-2)

The self-timed Block Erase Cycle time (T_{BE2}) is initiated as soon as \overline{CE} goes high. The BUSY bit still can be check out during the Block Erase cycle is in progress. The BUSY sets 1 during the T_{BE2} timing, and sets 0 when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the block is protected by BP3, BP2, BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the block.

(16) Chip Erase (CE)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The $\overline{\text{CE}}$ must go high exactly at the byte boundary, otherwise the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: \overline{CE} goes low \rightarrow sending CE instruction code \rightarrow \overline{CE} goes high. (Please refer to Figure 17-1 and Figure 17-2)

The self-timed Chip Erase Cycle time (T_{CE}) is initiated as soon as \overline{CE} goes high. The BUSY bit still can be check out during the Chip Erase cycle is in progress. The BUSY sets 1 during the T_{CE} timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is protected by BP3, BP2, BP1, BP0 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed when BP3, BP2, BP1, BP0 all set to "0".

Publication Date: Aug. 2013 Revision: 1.1 **20/63**



(17) Page Program (PP)

The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device programs only the last 256 data bytes sent to the device. If the entire 256 data bytes are going to be programmed, A_7 - A_0 (The eight least significant address bits) should be set to 0. If the eight least significant address bits (A_7 - A_0) are not all 0, all transmitted data going beyond the end of the current page are programmed from the start address of the same page (from the address A_7 - A_0 are all 0). If more than 256 bytes are sent to the device, the data of the last 256-byte is programmed at the request page and previous data will be disregarded. If less than 256 bytes are sent to the device, the data is programmed at the requested address of the page without effect on other address of the same page.

The sequence of issuing PP instruction is: \overline{CE} goes low \rightarrow sending PP instruction code \rightarrow 3-byte address on SI \rightarrow at least 1-byte on data on SI \rightarrow \overline{CE} goes high. (Please refer to Figure 12-1 and Figure 12-2)

The \overline{CE} must be kept to low during the whole Page Program cycle; The \overline{CE} must go high exactly at the byte boundary (the latest eighth bit of data being latched in), otherwise the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (T_{PP}) is initiated as soon as \overline{CE} goes high. The BUSY bit still can be check out during the Page Program cycle is in progress. The BUSY sets 1 during the T_{PP} timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Page Program (PP) instruction will not be executed.

(18) Quad Page Program (4PP)

The Quad Page Program (4PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be set to "1" before sending the Quad Page Program (4PP). The Quad Page Programming takes four pins: SIO₀, SIO₁, SIO₂, and SIO₃ as address and data input, which can improve programmer performance and the effectiveness of application of lower clock less than 33MHz. For system with faster clock, the Quad page program cannot provide more actual favors, because the required internal page program time is far more than the time data flows in. Therefore, we suggest that while executing this command (especially during sending data), user can slow the clock speed down to 33MHz below. The other function descriptions are as same as standard page program.

The sequence of issuing 4PP instruction is: $\overline{\text{CE}}$ goes low \rightarrow sending 4PP instruction code \rightarrow 3-byte address on SIO[3:0] \rightarrow at least 1-byte on data on SIO[3:0] \rightarrow $\overline{\text{CE}}$ goes high.

(19) Deep Power-down (DP)

The Deep Power-down (DP) instruction is for setting the device on the minimizing the power consumption (to entering the Deep Power-down mode), the standby current is reduced from I_{SB1} to I_{SB2}). The Deep Power-down mode requires the Deep Power-down (DP) instruction to enter, during the Deep Power-down mode, the device is not active and all Write/Program/Erase instruction are ignored. When \overline{CE} goes high, it's only in deep power-down mode not standby mode. It's different from Standby mode.

The sequence of issuing DP instruction is: \overline{CE} goes low \rightarrow sending DP instruction code \rightarrow \overline{CE} goes high. (Please refer to Figure 18-1 and Figure 18-2)

Once the DP instruction is set, all instruction will be ignored except the Release from Deep Power-down mode (RDP) and Read Electronic Signature (RES) instruction and software reset command. (those instructions allow the ID being reading out). When Power-down, or software reset command the deep power-down mode automatically stops, and when power-up, the device automatically is in standby mode. For DP instruction, the \overline{CE} must go high exactly at the byte boundary (the latest eighth bit of instruction code been latched-in); otherwise, the instruction will not executed. As soon as \overline{CE} goes high, a delay of T_{DP} is required before entering the Deep Power-down mode.

Publication Date: Aug. 2013 Revision: 1.1 **21/63**



(20) Release from Deep Power-down (RDP), Read Electronic Signature (RES)

The Release from Deep Power-down (RDP) instruction is terminated by driving \overline{CE} High. When \overline{CE} is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-by Power mode by T_{RES2} , and \overline{CE} must remain High for at least T_{RES2} (max), as specified in Table 18. AC Characteristics. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions. The RDP instruction is only for releasing from Deep Power Down Mode.

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as table of ID Definitions. This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction.

The sequence is shown as Figure 19-1, Figure 19-2, Figure 20-1 and Figure 20-2. Even in Deep power-down mode, the RDP and RES are also allowed to be executed, only except the device is in progress of program/erase/write cycle; there's no effect on the current program/erase/write cycle in progress.

The RES instruction is ended by $\overline{\text{CE}}$ goes high after the ID has been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCK while $\overline{\text{CE}}$ is at low. If the device was not previously in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Power-down mode, there's a delay of T_{RES2} to transit to standby mode, and $\overline{\text{CE}}$ must remain high at least T_{RES2} (max). Once in the standby mode, the device waits to be selected, so it can be receive, decode, and execute instruction.

(21) Read Electronic Manufacturer ID & Device ID (REMS)

The REMS instruction is an alternative to the Release from Power-down/Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The REMS instruction is very similar to the Release from Power-down/Device ID instruction. The instruction is initiated by driving the \overline{CE} pin low and shift the instruction code "90h" followed by two dummy bytes and one bytes address (A₇~A₀). After which, the Manufacturer ID for ESMT (8Ch) and the Device ID are shifted out on the falling edge of SCK with most significant bit (MSB) first as shown in Figure 21. The Device ID values are listed in Table 8 of ID Definitions. If the one-byte address is initially set to 01h, then the device ID will be read first and then followed by the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving \overline{CE} high.

(22) QPI ID Read (QPIID)

The QPIID Read instruction identifies the devices as F25D64QA and manufacturer as ESMT. The sequence of issue QPIID instruction is $\overline{\text{CE}}$ goes low \rightarrow sending QPI ID instruction \rightarrow Data out on SO \rightarrow $\overline{\text{CE}}$ goes high. Most significant bit (MSB) first.

Immediately following the command cycle the device outputs data on the falling edge of the SCK signal. The data output stream is continuous until terminated by a low-to-high transition of $\overline{\text{CE}}$. The device outputs three bytes of data: manufacturer, device type, and device ID.

Command Type	F25D64QA					
RDID (JEDEC ID)	manufacturer ID	memory type	memory density			
RDID (SEDECTD)	8C	25	37			
RES	electronic ID	in secured OTP mode & non lock down	in secured OTP mode & lock down			
	37	77	F7			
REMS	manufacturer ID	device ID				
KEIVIS	8C	37				

Table 8. ID Definitions

Elite Semiconductor Memory Technology Inc.

Publication Date: Aug. 2013
Revision: 1.1

22/63



(23) Enter Secured OTP (ENSO)

The ENSO instruction is for entering the additional 512 bytes secured OTP mode. The additional 512 bytes secured OTP is independent from main array, which may use to store unique serial number for system identifier. After entering the Secured OTP mode, and then follow standard read or program, procedure to read out the data or update data. The Secured OTP data cannot be updated again once it is lock-down.

The sequence of issuing ENSO instruction is: $\overline{\text{CE}}$ goes low \rightarrow sending ENSO instruction to enter Secured OTP mode \rightarrow $\overline{\text{CE}}$ goes high.

Please note that WRSR/WRSCUR commands are not acceptable during the access of secure OTP region, once security OTP is lock down, only read related commands are valid.

(24) Exit Secured OTP (EXSO)

The EXSO instruction is for exiting the additional 512 bytes secured OTP mode.

The sequence of issuing EXSO instruction is: $\overline{\text{CE}}$ goes low \rightarrow sending EXSO instruction to exit Secured OTP mode \rightarrow $\overline{\text{CE}}$ goes high.

(25) Read Security Register (RDSCUR)

The RDSCUR instruction is for reading the value of Security Register bits. The Read Security Register can be read at any time (even in program/erase/write status register/write security register condition) and continuously.

The sequence of issuing RDSCUR instruction is: $\overline{\text{CE}}$ goes low \rightarrow sending RDSCUR instruction \rightarrow Security Register data out on SO \rightarrow $\overline{\text{CE}}$ goes high.

The definition of the Security Register bits is as below:

Secured OTP Indicator bit. The Secured OTP indicator bit shows the chip is locked by factory before ex- factory or not. When it is "0", it indicates non-factory lock; "1" indicates factory-lock.

Lock-down Secured OTP (LDSO) bit. By writing WRSCUR instruction, the LDSO bit may be set to "1" for customer lock-down purpose. However, once the bit is set to "1" (lock-down), the LDSO bit and the 512 bytes Secured OTP area cannot be update any more. While it is in 512 bytes secured OTP mode, main array access is not allowed.

· ·							
bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
WPSEL	E_FAIL	P_FAIL	Reserved	Erase Suspend bit	Program Suspend bit	LDSO (indicate if lock-down)	Secured OTP indicator bit
0 = normal WP mode 1 = individual mode (default = 0)	0 = normal Erase succeed 1 = individual Erase failed (default = 0)	0 = normal Program succeed 1= indicate Program failed (default = 0)	1	0 = Erase is not suspended 1= Erase suspended (default = 0)	0 = Program is not suspended 1= Program suspended (default = 0)	0 = not lock-down 1 = lock-down (cannot program/erase OTP)	0 = non-factory lock 1 = factory lock
Non-volatile bit (OTP)	Volatile bit	Volatile bit	Volatile bit	Volatile bit	Volatile bit	Non-volatile bit (OTP)	Non-volatile bit (OTP)

Table 9. Security Register Definition

Publication Date: Aug. 2013 Revision: 1.1 23/63



(26) Write Security Register (WRSCUR)

The WRSCUR instruction is for setting the values of Security Register Bits. The WREN (Write Enable) instruction is required before issuing WRSCUR instruction. The WRSCUR instruction may change the values of bit1 (LDSO bit) for customer to lock-down the 512 bytes Secured OTP area. Once the LDSO bit is set to "1", the Secured OTP area cannot be updated any more. The LDSO bit is an OTP bit. Once the LDSO bit is set, the value of LDSO bit can not be altered any more.

The sequence of issuing WRSCUR instruction is: $\overline{\text{CE}}$ goes low \rightarrow sending WRSCUR instruction \rightarrow $\overline{\text{CE}}$ goes high.

The $\overline{\text{CE}}$ must go high exactly at the boundary; otherwise, the instruction will be rejected and not executed.

(27) Write Protection Selection (WPSEL)

When the system accepts and executes WPSEL instruction, the bit 7 in security register will be set. The WREN (Write Enable) instruction is required before issuing WPSEL instruction. It will activate SBLK, SBULK, RDBLOCK, GBLK, GBULK etc instructions to conduct block lock protection and replace the original Software Protect Mode (SPM) use (BP3~BP0) indicated block methods.

The sequence of issuing WPSEL instruction is: \overline{CE} goes low \rightarrow sending WPSEL instruction to enter the individual block protect mode \rightarrow \overline{CE} goes high.

Every time after the system is powered-on, and the Security Register bit 7 is checked to be WPSEL=1, all the blocks or sectors will be write protected by default. User may only unlock the blocks or sectors via SBULK and GBULK instruction. Program or erase functions can only be operated after the Unlock instruction is conducted.


Once WPSEL is set, it cannot be changed.

Publication Date: Aug. 2013 Revision: 1.1 **24/63**



WPSEL instruction function flow is as follows:

WPSEL Flow



Publication Date: Aug. 2013 Revision: 1.1 **25/63**



(28) Single Block Lock/Unlock Protection (SBLK/SBULK)


These instructions are only effective after WPSEL was executed. The SBLK instruction is for write protection a specified block (or sector) of memory, using A_{MS}-A₁₆ or (A_{MS}-A₁₂) address bits to assign a 64Kbyte block (or 4K bytes sector) to be protected as read only. The SBULK instruction will cancel the block (or sector) write protection state. This feature allows user to stop protecting the entire block (or sector) through the chip unprotect command (GBULK).

The WREN (Write Enable) instruction is required before issuing SBLK/SBULK instruction.

The sequence of issuing SBLK/SBULK instruction is: $\overline{\text{CE}}$ goes low \rightarrow send SBLK/SBULK (36h/39h) instruction \rightarrow send 3 address bytes assign one block (or sector) to be protected on SI pin $\rightarrow \overline{CE}$ goes high. The \overline{CE} must go high exactly at the byte boundary, otherwise the instruction will be rejected and not be executed.

SBLK/SBULK instruction function flow is as follows:


Block Lock Flow



Publication Date: Aug. 2013 26/63

Revision: 1.1

Block Unlock Flow



Publication Date: Aug. 2013 Revision: 1.1 **27/63**



(29) Read Block Lock Status (RDBLOCK)

This instruction is only effective after WPSEL was executed. The RDBLOCK instruction is for reading the status of protection lock of a specified block (or sector), using A_{MS} - A_{16} (or A_{MS} - A_{12}) address bits to assign a 64K bytes block (4K bytes sector) and read protection lock status bit which the first byte of Read-out cycle. The status bit is "1" to indicate that this block has been protected, that user can read only but cannot write/program /erase this block. The status bit is "0" to indicate that this block hasn't be protected, and user can read and write this block.

The sequence of issuing RDBLOCK instruction is: \overline{CE} goes low \rightarrow send RDBLOCK (3Ch) instruction \rightarrow send 3 address bytes to assign one block on SI pin \rightarrow read block's protection lock status bit on SO pin \rightarrow \overline{CE} goes high.

(30) Gang Block Lock/Unlock (GBLK/GBULK)

These instructions are only effective after WPSEL was executed. The GBLK/GBULK instruction is for enable/disable the lock protection block of the whole chip.

The WREN (Write Enable) instruction is required before issuing GBLK/GBULK instruction.

The sequence of issuing GBLK/GBULK instruction is: $\overline{\text{CE}}$ goes low \rightarrow send GBLK/GBULK (7Eh/98h) instruction \rightarrow $\overline{\text{CE}}$ goes high.

The $\overline{\text{CE}}$ must go high exactly at the byte boundary, otherwise, the instruction will be rejected and not be executed.

(31) Program/ Erase Suspend/ Resume

The device allow the interruption of Sector-Erase, Block-Erase or Page-Program operations and conduct other operations. Details as follows.

To enter the suspend / resume mode: issuing B0h for suspend; 30h for resume (SPI/QPI all acceptable).

Read security register bit2 (PSB) and bit3 (ESB) (please refer to Table 9) to check suspend ready information.

Suspend to suspend ready timing: 20us.

Resume to another suspend timing: 1ms.

ESB bit (Erase Suspend Bit) indicates the status of Erase suspend operation. When issue a suspend command during erase operation ESB=1, when erase operation resumes, ESB will be reset to "0".

(31-1) Erase Suspend

Erase suspend allow the interruption of all erase operations.

Erase Suspend is accepted after Erase command except Chip Erase (60h, C7h).

After erase suspend, WEL bit will be clear, only read related, resume and reset command can be accepted. (including: 03h, 0Bh, BBh, EBh, E7h, 9Fh, 90h, 05h, 2Bh, B1h, C1h, 3Ch, 30h, 66h, 99h, C0h, 00h, ABh)

After issue erase suspend command, latency time 20us is needed before issue another command. For "Suspend to Read", "Resume to Read", "Resume to Suspend" timing specification please note Figure 26-1, Figure 26-2 and Figure 26-3.

ESB bit (Erase Suspend Bit) indicates the status of Erase suspend operation. When issue a suspend command during program operation ESB=1, when erase operation resumes, ESB will be reset to "0".

When ESB bit is issued, the Write Enable Latch (WEL) bit will be reset. See Figure 26-1 for Suspend to Read latency.

Publication Date: Aug. 2013 Revision: 1.1 **28/63**



(31-2) Program Suspend

Program suspend allows the interruption of all program operations.

After program suspend, WEL bit will be cleared, only read related, resume and reset command can be accepted. (including: 03h, 0Bh, BBh, EBh, E7h, 9Fh, 90h, 05h, 2Bh, B1h, C1h,3Ch, 30h, 66h, 99h, C0h, 00h, ABh)

After issue program suspend command, latency time 20us is needed before issue another command.

For "Suspend to Read", "Resume to Read", "Resume to Suspend" timing specification please note Figure 26-1, Figure 26-2 and Figure 26-3.

PSB bit (Program Suspend Bit) indicates the status of Program suspend operation. When issue a suspend command during program operation PSB=1, when program operation resumes, PSB will be reset to "0".

(32) Write-Resume

The Write operation is being resumed when Write-Resume instruction issued. ESB or PSB (suspend status bit) in Status register will be changed back to "0"

The operation of Write-Resume is as follows: \overline{CE} drives low \rightarrow send write resume command cycle (30h) \rightarrow drive \overline{CE} high. By polling Busy Bit in status register, the internal write operation status could be checked to be completed or not. The user may also wait the time lag of T_{SE} , T_{BE} , T_{PP} for Sector-erase, Block-erase or Page-programming. WREN (command "06" is not required to issue before resume. Resume to another suspend operation requires latency time of 1ms.

When Erase Suspend is being resumed, the WEL bit need to be set again if user desire to conduct the program or erase operation.

Please note that, if "performance enhance mode" is executed during suspend operation, the device can not be resume. To restart the write command, disable the "performance enhance mode" is required. After the "performance enhance mode" is disable, the write-resume command is effective.

(33) No Operation (NOP)

The No Operation command only cancels a Reset Enable command. NOP has no impact on any other command.

(34) Software Reset (Reset-Enable (RSTEN) and Reset (RST))

The Reset operation is used as a system (software) reset that puts the device in normal operating Ready mode. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST).

To reset the F25D64QA the host drives \overline{CE} low, sends the Reset-Enable command (66h), and drives \overline{CE} high. Next, the host drives \overline{CE} low again, sends the Reset command (99h), and drives \overline{CE} high.

The Reset operation requires the Reset-Enable command followed by the Reset command. Any command other than the Reset command after the Reset-Enable command will disable the Reset-Enable.

A successful command execution will reset the device to SPI stand-by read mode, which are their respective default states, see Figure 27. A device reset during an active Program or Erase operation aborts the operation, which can cause the data of the targeted address range to be corrupted or lost. Depending on the prior operation, the reset timing may vary. Recovery from a Write operation requires more latency time than recovery from other operations.

Publication Date: Aug. 2013
Revision: 1.1 29/63



(35) Read SFDP Mode (RDSFDP)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI.

SPI mode

The sequence of issuing RDSFDP instruction is same as FAST_READ: \overline{CE} goes low \rightarrow send RDSFDP instruction (5Ah) \rightarrow send 3-byte address on SI pin \rightarrow send 1 dummy byte on SI pin \rightarrow read SFDP code on SO \rightarrow to end RDSFDP operation can use \overline{CE} to high at any time during data out. (Please refer to Figure 28)

SFDP is a standard of JEDEC. JESD216. v1.0.

Elite Semiconductor Memory Technology Inc.

Publication Date: Aug. 2013
Revision: 1.1 30/63



Table 10: Signature and Parameter Identification Data Values

Description	Comment	Add (Byte)	DW Add (Bit)	Data ¹ (h/b)	Data (h)
		00h	07:00	53h	53h
SFDP Signature	F: I 50444050	01h	15:08	46h	46h
SEDE Signature	Fixed: 50444653h	02h	23:16	44h	44h
		03h	31:24	50h	50h
SFDP Minor Revision Number	Start from 00h	04h	07:00	00h	00h
SFDP Major Revision Number	Start from 01h	05h	15:08	01h	01h
Number of Parameter Headers	Start from 01h	06h	23:16	01h	01h
Unused	Contains 0xFFh and can never be changed	07h	31:24	FFh	FFh
ID number (JEDEC)	00h: it indicates a JEDEC specified header.	08h	07:00	00h	00h
Parameter Table Minor Revision Number	Start from 0x00h	09h	15:08	00h	00h
Parameter Table Major Revision Number	Start from 0x01h	0Ah	23:16	01h	01h
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	0Bh	31:24	09h	09h
		0Ch	07:00	30h	30h
Parameter Table Pointer (PTP)	First address of JEDEC Flash Parameter table	0Dh	15:08	00h	00h
		0Eh	23:16	00h	00h
Unused	Contains 0xFFh and can never be changed	0Fh	31:24	FFh	FFh
ID number (manufacturer ID)	it indicates manufacturer ID	10h	07:00	8Ch	8Ch
Parameter Table Minor Revision Number	Start from 0x00h	11h	15:08	00h	00h
Parameter Table Major Revision Number	Start from 0x01h	12h	23:16	01h	01h
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	13h	31:24	04h	04h
		14h	07:00	60h	60h
Parameter Table Pointer (PTP)	First address of Flash Parameter table	15h	15:08	00h	00h
	-	16h	23:16	00h	00h
Unused	Contains 0xFFh and can never be changed	17h	31:24	FFh	FFh

Publication Date: Aug. 2013 Revision: 1.1 **31/63**



Table 11: Parameter Table (0): JEDEC Flash Parameter Table

Description	Comment	Add (Byte)	DW Add (Bit)	Data ¹ (h/b)	Data (h)
Block/Sector Erase sizes	00: Reserved, 01: 4KB erase, 10: Reserved, 11: not support 4KB erase	served,		01b	
Write Granularity	0: 1Byte, 1: 64Byte or larger		02	1b	E5h
Write Enable Instruction Requested for Writing to Volatile Status Registers	Nonvolatile status bit Volatile status bit (BP status register bit)	30h	03	0b	
Write Enable Opcode Select for Writing to Volatile Status Registers	0: use 50h opcode, 1: use 06h opcode Note: If target flash status register is nonvolatile, then bits 3 and 4 must be set to 00b.		04	Ob	
Unused	Contains 111b and can never be changed		07:05	111b	
4KB Erase Opcode		31h	15:08	20h	20h
(1-1-2) Fast Read ²	0=not support, 1=support		16	0b	F0h
Address Bytes Number used in addressing flash array	00: 3Byte only, 01: 3 or 4Byte, 10: 4Byte only, 11: Reserved		18:17	00b	
Double Transfer Rate (DTR) Clocking	0=not support, 1=support	32h	19	0b	
(1-2-2) Fast Read	0=not support, 1=support		20	1b	
(1-4-4) Fast Read	0=not support, 1=support		21	1b	
(1-1-4) Fast Read	0=not support, 1=support		22	1b	
Unused			23	1b	
Unused		33h	31:24	FFh	FFh
Flash Memory Density		37h:34h	31:00	03FFI	FFFFh
(1-4-4) Fast Read Number of Wait states ³	0 0000b: Wait states (Dummy Clocks) not support	20h	04:00	0 0100b	- 44h
(1-4-4) Fast Read Number of Mode Bits ⁴	000b: Mode Bits not support	38h	07:05	010b	
(1-4-4) Fast Read Opcode		39h	15:08	EBh	EBh
(1-1-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	3Ah	20:16	0 1000b	48h
(1-1-4) Fast Read Number of Mode Bits	000b: Mode Bits not support	UAII	23:21	010b	7011
(1-1-4) Fast Read Opcode		3Bh	31:24	6Bh	6Bh

Publication Date: Aug. 2013 Revision: 1.1 32/63



Table 11: Parameter Table (0): JEDEC Flash Parameter Table - Continued

Description	Comment	Add (Byte)	DW Add (Bit)	Data ¹ (h/b)	Data (h)
(1-1-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	3Ch	04:00	0 1000b	48h
(1-1-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	JUII	07:05	010b	4011
(1-1-2) Fast Read Opcode		3Dh	15:08	3Bh	3Bh
(1-2-2) Fast Read Number of Wait states	0 0000b: Wait states(Dummy Clocks) not support	3Eh	20:16	0 0100b	04h
(1-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	JEII	23:21	000b	0411
(1-2-2) Fast Read Opcode		3Fh	31:24	BBh	BBh
(2-2-2) Fast Read	0=not support, 1=support		00	0b	
Unused		40h	03:01	111b	FEh
(4-4-4) Fast Read	0=not support, 1=support	4011	04	1b	TEII
Unused			07:05	111b	
Unused		43h:41h	31:08	0xFFh	0xFFh
Unused		45h:44h	15:00	0xFFh	0xFFh
(2-2-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	46h	20:16	0 0000b	005
(2-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support		23:21	000b	00h
(2-2-2) Fast Read Opcode		47h	31:24	FFh	FFh
Unused		49h:48h	15:00	0xFFh	0xFFh
(4-4-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	4Ah	20:16	0 0100b	4.41-
(4-4-4) Fast Read Number of Mode Bits	000b: Mode Bits not support	4AII	23:21	010b	44h
(4-4-4) Fast Read Opcode		4Bh	31:24	EBh	EBh
Sector Type 1 Size	Sector/block size = 2^N bytes ⁵ 0x00b: this sector type don't exist	4Ch	07:00	0Ch	0Ch
Sector Type 1 erase Opcode		4Dh	15:08	20h	20h
Sector Type 2 Size	Sector/block size = 2^N bytes 0x00b: this sector type don't exist	4Eh	23:16	0Fh	0Fh
Sector Type 2 erase Opcode		4Fh	31:24	52h	52h
Sector Type 3 Size	Sector/block size = 2^N bytes 0x00b: this sector type don't exist	50h	07:00	10h	10h
Sector Type 3 erase Opcode		51h	15:08	D8h	D8h
Sector Type 4 Size	Sector/block size = 2^N bytes 0x00b: this sector type don't exist	52h	23:16	00h	00h
Sector Type 4 erase Opcode		53h	31:24	FFh	FFh

Publication Date: Aug. 2013 Revision: 1.1 33/63



Table 12: Parameter Table (1): Flash Parameter Table

Description	Comment	Add (Byte)	DW Add (Bit)	Data ¹ (h/b)	Data (h)
V _{CC} Supply Maximum Voltage	2000h=2.000V 2700h=2.700V 3600h=3.600V	61h:60h	07:00 15:08	00h 20h	00h 20h
V _{CC} Supply Minimum Voltage	1650h=1.650V 2250h=2.250V 2350h=2.350V 2700h=2.700V	63h:62h	23:16 31:24	50h 16h	50h 16h
HW RESET pin	0=not support, 1=support		00	1b	
HW HOLD pin	0=not support, 1=support		01	1b	
Deep Power Down Mode	0=not support, 1=support		02	1b	
SW Reset	0=not support, 1=support		03	1b	
SW Reset Opcode	Should be issue Reset Enable (66h) before Reset cmd.	65h:64h	11:04	1001 1001b (99h)	F99Dh
Program Suspend/Resume	0=not support, 1=support		12	1b	
Erase Suspend/Resume	0=not support, 1=support		13	1b	
Unused			14	1b	
Wrap-Around Read mode	0=not support, 1=support		15	1b	
Wrap-Around Read mode Opcode		66h	23:16	C0h	C0h
Wrap-Around Read data length	08h:support 8B wrap-around read 16h:8B&16B 32h:8B&16B&32B 64h:8B&16B&32B&64B	67h	31:24	64h	64h
Individual block lock	0=not support, 1=support		00	1b	
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile, 1=Nonvolatile		01	0b	
Individual block lock Opcode			09:02	0011 0110b (36h)	
Individual block lock Volatile protect bit default protect status	0=protect, 1=unprotect	6Bh:68h	10	0b	C8D9h
Secured OTP	0=not support, 1=support		11	1b	
Read Lock	0=not support, 1=support		12	0b	
Permanent Lock	0=not support, 1=support		13	0b	
Unused			15:14	11b	
Unused			31:16	FFh	FFh

Notes:

- 1. h/b is hexadecimal or binary.
- 2. **(x-y-z)** means I/O mode nomenclature used to indicate the number of active pins used for the opcode (x), address (y), and data (z). At the present time, the only valid Read SFDP instruction modes are: (1-1-1), (2-2-2), and (4-4-4).
- 3. Wait States is required dummy clock cycles after the address bits or optional mode bits.
- 4. **Mode Bits** is optional control bits that follow the address bits. These bits are driven by the system controller if they are specified. (eg, read performance enhance toggling bits)
- 5. 4KB=2^0Ch,32KB=2^0Fh,64KB=2^10h
- 6. Memory within the SFDP address space that has not yet been defined or used, default to all 0xFFh.
- 7. The maximum clock rate=33MHz when reading SFDP area.

Publication Date: Aug. 2013 Revision: 1.1 **34/63**



POWER-ON STATE

The device is at below states when power-up:

- Standby mode (please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset

The device must not be selected during power-up and power-down stage unless the V_{DD} achieves below correct level:

- V_{DD} minimum at power-up stage and then after a delay of T_{VSL}
- GND at power-down

Please note that a pull-up resistor on \overline{CE} may ensure a safe and proper power-up/down level.

An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state. When V_{DD} is lower than V_{WI} (POR threshold voltage value), the internal logic is reset and the flash device has no response to any command.

For further protection on the device, after V_{DD} reaching the V_{WI} level, a T_{PUW} time delay is required before the device is fully accessible for commands like write enable (WREN), page program (PP), quad page program (4PP), sector erase (SE), block erase 32KB (BE32K), block erase (BE), chip erase (CE), WRSCUR and write status register (WRSR). If the V_{DD} does not reach the V_{DD} minimum level, the correct operation is not guaranteed. The write, erase, and program command should be sent after the below time delay:

- T_{PUW} after V_{DD} reached V_{WI} level
- T_{VSL} after V_{DD} reached V_{DD} minimum level

The device can accept read command after V_{DD} reached V_{DD} minimum and a time delay of T_{VSL} , even time of T_{PUW} has not passed. Please refer to the figure of "power-up timing".

Note:

- To stabilize the V_{DD} level, the V_{DD} rail decoupled by a suitable capacitor close to package pins is recommended. (generally around 0.1uF)
- At power-down stage, the V_{DD} drops below V_{WI} level, all operations are disabled and device has no response to any command.

The data corruption might occur during the stage while a write, program, erase cycle is in progress.

Publication Date: Aug. 2013 Revision: 1.1 35/63






Figure 2-1: Write Enable (WREN) Sequence (SPI Mode)




Figure 2-2: Write Enable (WREN) Sequence (QPI Mode)




Figure 3-1: Write Disable (WRDI) Sequence (SPI Mode)




Figure 3-2: Write Disable (WRDI) Sequence (QPI Mode)




Figure 4: Read Identification (RDID) Sequence (SPI Mode)




Figure 5-1: Read Status Register (RDSR) Sequence (SPI Mode)

Publication Date: Aug. 2013 Revision: 1.1 37/63




Figure 5-2: Read Status Register (RDSR) Sequence (QPI Mode)




Figure 6-1: Write Enable (WREN) and Write Status Register (WRSR) Sequence (SPI Mode)




Figure 6-2: Write Status Register (WRSR) Sequence (QPI Mode)




Figure 7: Read Sequence




Figure 8-1: Fast Read Sequence (SPI Mode)




Figure 8-2: Fast Read Sequence (QPI Mode)

Publication Date: Aug. 2013 Revision: 1.1 39/63




Figure 9: Fast Read Dual I/O (2READ) Sequence




Figure 10-1: Fast Read Quad I/O (4READ) Sequence (SPI Mode)




Figure 10-2: Fast Read Quad I/O (4READ) Sequence (QPI Mode)

Publication Date: Aug. 2013 Revision: 1.1 40/63




Figure 11-1: Fast Read Quad I/O (4READ) enhance performance Sequence (SPI Mode)




Figure 11-2: Fast Read Quad I/O (4READ) enhance performance Sequence (QPI Mode)




Figure 12-1: Page Program (PP) Sequence (SPI Mode)

Publication Date: Aug. 2013 Revision: 1.1 41/63




Figure 12-2: Page Program (PP) Sequence (QPI Mode)




Figure 13: Quad Page Program (4PP) Sequence




Figure 14-1: Sector Erase (SE) Sequence (SPI Mode)

Publication Date: Aug. 2013 Revision: 1.1 42/63




Figure 14-2: Sector Erase (SE) Sequence (QPI Mode)




Figure 15-1: 32K-byte Block Erase (BE32K) Sequence (SPI Mode)




Figure 15-2: 32K-byte Block Erase (BE32K) Sequence (QPI Mode)




Figure 16-1: 64K-byte Block Erase (BE) Sequence (SPI Mode)




Figure 16-2: 64K-byte Block Erase (BE) Sequence (QPI Mode)




Figure 17-1: Chip Erase (CE) Sequence (SPI Mode)

Publication Date: Aug. 2013 Revision: 1.1 44/63




Figure 17-2: Chip Erase (CE) Sequence (QPI Mode)




Figure 18-1: Deep Power-down (DP) Instruction (SPI Mode)




Figure 18-2: Deep Power-down (DP) Instruction (QPI Mode)




Figure 19-1: Read Electronic Signature (RES) Sequence (SPI Mode)




Figure 19-2: Read Electronic Signature (RES) Sequence (QPI Mode)




Figure 20-1: Release from Deep Power Down (RDP) Instruction (SPI Mode)

Publication Date: Aug. 2013 Revision: 1.1 46/63




Figure 20-2: Release from Deep Power Down (RDP) Instruction (QPI Mode)




Figure 21: Read Electronic Manufacture ID and Device ID (REMS) Sequence (SPI Mode)

Publication Date: Aug. 2013 Revision: 1.1 47/63






Figure 22: Fast Read Quad I/O (4 dummy cycles) Sequence (SPI Mode)




Figure 23: Mode Bit Reset Sequence (SPI and QPI Mode)




Figure 24-1: Reset Sequence (SPI Mode)

Publication Date: Aug. 2013 Revision: 1.1 48/63




Figure 24-2: Reset Sequence (QPI Mode)




Figure 25: Enable Quad I/O (EQIQ) Sequence




Figure 26-1: Suspend to Read Latency

Publication Date: Aug. 2013 Revision: 1.1 49/63






Figure 26-2: Resume to Read Latency




Figure 26-3: Resume to Suspend Latency




Figure 27: Software Reset Recovery




Figure 28: Read Serial Flash Discoverable Parameter (RDSFDP) Sequence



ELECTRICAL SPECIFICATIONS

Absolute Maximum Stress Ratings

(Applied conditions are greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this datasheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to VDD+0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	0.5V to VDD+1.0V

TABLE 13: AC CONDITIONS OF TEST

Input Rise/Fall Time	5 ns
Output Load	\geq 75MHz
	≦50MHz
See Figures 33 and 34	

TABLE 14: OPERATING RANGE

Parameter	Symbol	Value	Unit
Operating Supply Voltage	V_{DD}	1.65~2	V
Ambient Operating Temperature	T _A	-40 ~ +85	$^{\circ}$

TABLE 15: DC OPERATING CHARACTERISTICS

Symbol	Parameter		Lim	its	Test Condition	
Cylliddi	Faranietei	Min	Тур.	Max	Unit	rest condition
I _{DDR1}	Read Current @ 84MHz		10	15	mA	CE =0.1 V _{DD} /0.9 V _{DD} , SO=open
I _{DDR2}	Read Current @ 104MHz		15	20	mA	CE =0.1 V _{DD} /0.9 V _{DD} , SO=open
I _{DDW}	Program and Write Status Register Current		15	20	mA	CE =V _{DD}
	Sector and Block Erase Current		15	20	mA	CE =V _{DD}
I _{DDE}	Chip Erase Current		15	20	mA	CE =V _{DD}
I _{SB1}	Standby Current	30	50	100	μΑ	$\overline{\text{CE}} = V_{DD}, V_{IN} = V_{DD} \text{ or } V_{SS}$
I _{SB2}	Deep Power Down Current		5	20	μΑ	\overline{CE} =V _{DD} , V _{IN} =V _{DD} or V _{SS}
I _{LI}	Input Leakage Current			±2	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I _{LO}	Output Leakage Current			±2	μA	V _{OUT} =GND to V _{DD} , V _{DD} =V _{DD} Max
V _{IL}	Input Low Voltage	-0.5		$0.2 \times V_{DD}$	V	
V_{IH}	Input High Voltage	$0.8 \times V_{DD}$		V _{DD} +0.4	V	
V _{OL}	Output Low Voltage			0.2	V	I _{OL} =100uA
V _{OH}	Output High Voltage	V _{DD} -0.2			V	Ι _{ΟΗ} =-100 μΑ

Publication Date: Aug. 2013 Revision: 1.1 51/63

Elite Semiconductor Memory Technology Inc.



TABLE 16: LATCH UP CHARACTERISTIC

Symbol	Parameter	Minimum	Unit	Test Method
I _{LTH} ¹	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78

Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 17: CAPACITANCE (TA = 25°C, f=1 MHz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{OUT} ¹	Output Pin Capacitance	V _{OUT} = 0V	8 pF
C _{IN} ¹	Input Capacitance	V _{IN} = 0V	6 pF

Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 18: AC OPERATING CHARACTERISTICS

Symbol	Pa	Min.	Тур.	Max.	Unit	
F _{SCLK}		r FAST_READ, PP, SE, BE, CE, DP, , RDID, RDSR, WRSR instruction			104	MHz
F _{RSCLK}	Serial Clock Frequency fo	r READ instruction			33	MHz
F _{TSCLK1}	Serial Clock Frequency fo	r 2READ instruction			84	MHz
F _{TSCLK2} ⁵	Serial Clock Frequency fo	r 4READ instruction			84/104	MHz
т	Serial Clock High Time	Serial (F _{SCLK})	4.5			ns
T _{SCKH}	Senai Clock High Time	Normal Read (F _{RSCLK})	12			ns
т	Serial Clock Low Time	Serial (F _{SCLK})	4.5			ns
T _{SCKL}	Senai Clock Low Time	Normal Read (F _{RSCLK})	12			ns
Tclch ²	Clock Rise Time (peak to	Clock Rise Time (peak to peak)				V/ns
Tchcl ²	Clock Fall Time (peak to p	eak)	0.1			V/ns
T _{CES} ¹	CE Active Setup Time		5			ns
T _{CEH} ¹	CE Active Hold Time		5			ns
T _{CHS} ¹	CE Not Active Setup Tim	ne	5			ns
T _{CHH} ¹	CE Not Active Hold Time)	5			ns
т		Read	12			ns
T _{CPH}	CE High Time	Write / Erase / Program	30			ns
T _{CHZ}	CE High to High-Z Outpu	ıt			8	ns
T _{CLZ}	SCK Low to Low-Z Output		0			ns
T _{DS}	Data In Setup Time		2			ns
T _{DH}	Data In Hold Time	Data In Hold Time				ns
T _{HLS}	HOLD Low Setup Time		5			ns
T _{HHS}	HOLD High Setup Time		5			ns

Elite Semiconductor Memory Technology Inc.

Publication Date: Aug. 2013 52/63

Revision: 1.1



TABLE 18: AC OPERATING CHARACTERISTICS - Continued

Symbol	F	Parameter	Min.	Тур.	Max.	Unit
T _{HLH}	HOLD Low Hold Time		5			ns
Тннн	HOLD High Hold Time		5			ns
T_{HZ}^{3}	HOLD Low to High-Z Out	tput			8	ns
T_{LZ}^{3}	HOLD High to Low-Z Out	tput			8	ns
Тон	Output Hold from SCK Ch	0			ns	
T_V	Output Valid from SCK	Loading: 30pF			8	ns
1 V	Output Valid from SCK	Loading: 15pF			6	ns
T _{WHSL} ⁴	Write Protect Setup Time	before CE Low	20			ns
T _{SHWL} ⁴	Write Protect Hold Time at	fter CE High	100			ns
T_{DP}^3	CE High to Deep Power D	own Mode			10	us
T _{RES1} ³	CE High to Standby Mode	(for DP)			10	us
T _{RES2} ³	CE High to Standby Mode	(for RES)			10	us
T _{SUS} ³	CE High to next Instruction	n after Suspend			20	us
T _{RCR}	Recovery time to read				20	us
T _{RCP}	Recovery time to program				20	us
T _{RCE}	Recovery time to erase				12	ms

Note:

- 1. Relative to SCK.
- T_{SCKH} + T_{SCKL} must be less than or equal to 1/ F_{CLK} .
- Value guaranteed by characterization, not 100% tested in production.
- Only applicable as a constraint for a Write status Register instruction when Block- Protection-Look (BPL) bit is set at 1. When dummy cycle = 4, clock rate = 84 MHz; when dummy cycle = 6, clock rate = 104 MHz

Publication Date: Aug. 2013 Revision: 1.1 53/63



TABLE 19: ERASE AND PROGRAMMING PERFORMANCE

_		Lir		
Parameter	Symbol	Typ ²	Max ³	Unit
Sector Erase Time (4KB)	T _{SE}	60	200	ms
Block Erase Time (32KB)	T _{BE1}	250	1000	ms
Block Erase Time (64KB)	T _{BE2}	0.5	2	S
Chip Erase Time	T _{CE}	38	80	s
Write Status Register Time	Tw		40	ms
Page Programming Time	T _{PP}	1.2	3	ms
Erase/Program Cycles ¹		100,000	-	Cycles
Data Retention		20	-	Years

Notes:

- Not 100% Tested, Excludes external system level over head.
 Typical values measured at 25°C, 1.8V.
- 3. Maximum values measured at 85°C, 1.65V.

Publication Date: Aug. 2013 Revision: 1.1 *54*/63




Figure 28: Serial Input Timing Diagram




Figure 29: Serial Output Timing Diagram

Publication Date: Aug. 2013 Revision: 1.1 **55/63**




Figure 30: HOLD Timing Diagram




Figure 31: Write Protect setup and hold timing during WRSR when BPL = 1

Publication Date: Aug. 2013 Revision: 1.1 **56/63**






Figure 32: Power-Up Timing Diagram

Table 20: Power-Up Timing and Vwi Threshold

Parameter	Symbol	Min.	Max.	Unit
V _{DD} (min) to $\overline{\text{CE}}$ low	T _{VSL}	300		us
Time Delay before Write instruction	T _{PUW}	1	10	ms
Write Inhibit Threshold Voltage	V _{WI}	1	1.4	V

Note: These parameters are characterized only.

Publication Date: Aug. 2013 Revision: 1.1 **57/63**




Figure 33: AC Input/Output Reference Waveforms




Figure 34: A Test Load Example


Publication Date: Aug. 2013 Revision: 1.1

58/63



PACKING DIMENSIONS

8-LEAD SOIC 200 mil (official name – 208 mil)




Symbol	Dimension in mm Dimension in inch	Dimension in mm			Dimension in inch								
Symbol	Min	Norm	Max	Min	Norm	Max	Symbol	Min	Norm	Max	Min	Norm	Max
Α			2.16			0.085	E	7.70	7.90	8.10	0.303	0.311	0.319
A ₁	0.05	0.15	0.25	0.002	0.006	0.010	E ₁	5.18	5.28	5.38	0.204	0.208	0.212
A ₂	1.70	1.80	1.91	0.067	0.071	0.075	L	0.50	0.65	0.80	0.020	0.026	0.032
b	0.36	0.41	0.51	0.014	0.016	0.020	е		1.27 BSC	;	C	.050 BS	C
С	0.19	0.20	0.25	0.007	0.008	0.010	L ₁	1.27	1.37	1.47	0.050	0.054	0.058
D	5.13	5.23	5.33	0.202	0.206	0.210	θ	0°		8°	0°		8°

Controlling dimension : millimenter



PACKING DIMENSIONS

8-LEAD VSOP 208 mil



Symbol		Dimension in mm		Dimension in inch			
	Min	Norm	Max	Min	Norm	Max	
Α			1.00			0.039	
A1	0.05	0.10	0.15	0.002	0.004	0.006	
A2	0.75	0.80	0.85	0.030	0.031	0.033	
b	0.35	0.42	0.48	0.014	0.017	0.019	
b1	0.35		0.46	0.014		0.018	
С	0.09		0.20	0.004		0.008	
c1	0.09	0.127	0.16	0.004	0.005	0.006	
D	5.18	5.28	5.38	0.204	0.208	0.212	
E	7.70	7.90	8.10	0.303	0.311	0.319	
E1	5.18	5.28	5.38	0.204	0.208	0.212	
L	0.50	0.65	0.80	0.020	0.026	0.031	
е		1.27 BSC			0.050 BSC		
Υ			0.10			0.004	
θ	0 °		8°	0 °		8°	


Controlling dimension: Millimeter

(Revision date: Jul 27 2012)

Publication Date: Aug. 2013 Revision: 1.1 **60/63**



PACKING DIMENSIONS 8-CONTACT WSON (6x5 mm)



Symbol	Dimension in mm			Dimension in inch		
	Min	Norm	Max	Min	Norm	Max
Α	0.70	0.75	0.80	0.028	0.030	0.031
A1	0.00	0.02	0.05	0.000	0.001	0.002
b	0.35	0.40	0.45	0.014	0.016	0.018
D	5.90	6.00	6.10	0.232	0.236	0.240
D2	3.30	3.40	3.50	0.130	0.134	0.138
E	4.90	5.00	5.10	0.193	0.197	0.201
E2	3.90	4.00	4.10	0.154	0.157	0.161
е	1.27 BSC			0.050 BSC		
L	0.55	0.60	0.65	0.022	0.024	0.026

Controlling dimension: millimeter

Publication Date: Aug. 2013

Revision: 1.1 61/63



Revision History

Revision	Date	Description	
0.1	2012.02.20	Original	
0.2	2012.06.29	Correct WRSCUR and Fast Read (QPI) command Correct D2(Min), D2(Max), E2(Min) and E2(Max) value of WSON packing dimensions	
0.3	2012.08.21	Modify Product ID and Ambient Operating Temperature	
0.4	2012.10.05	1.Add VSOP package 2. Correct the description of Block Protection and Block Protection Lock-Down	
1.0	2013.01.09	Delete "Preliminary" Modify Product ID of VSOP (208mil)	
1.1	2013.08.22	 Add typical value of current Modify the specification of T_{SCKH} and T_{SCKL} Add SBLK, SBULK, GBLK, GBULK, WRSCUR and WPSEL into the description of WEL, WREN and WRD Correct the command of 2READ for SPI mode and of Fast Read for QPI mode Correct features Correct the unit of T_{RCP} Add secured OTP definition Correct max. value of T_{WHSL} and T_{SHWL} to min. value Add Read SFDP Mode (RDSFDP) 	

Publication Date: Aug. 2013 Revision: 1.1 **62/63**

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

> Publication Date: Aug. 2013 Revision: 1.1

Elite Semiconductor Memory Technology Inc.