

2022-07-27 10:22

users. A8D12C1BB012AFR **FORESEE®**

Nand-based MCP Datasheet

M-00221

F70ME0101D-R6WA

F70MF0101D-RDWA

Version: 1.1

users. A8D12C1BB012A

2022-07-27 10:22

30124FB5 LONGSYS ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind. All brand names, trademarks and registered trademarks belong to their respective owners.

This document and all information discussed herein remain the sole and exclusive property of Longsys Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or other-wise.

For updates or additional information about Longsys products, contact your nearest Longsys office.

© 2020 Shenzhen Longsys Electronics Co., Ltd. All rights reserved. D12C1BB0124FB5



Revision History

Rev.	Date	Change	Editor
1.0	2020/11/18	Basic spec and architecture	Kelly. Guan
1.1	2021/1/27	Add Note in 1.3	Kelly.Guan

users. A8D12C

受控

2022-07-27 10:22

users. A8D12C1BB012A

受控

2022-07-27 10:22

users.

受控

2022-07-27 10:22

D12C1BB0124FB5

30124FB5

Everything for Memory 2 / 75 Longsys Copyright



Contents

FORESEE®		1
Revision History		2
1. INTRODUCTION		3BU 1 5
1.1 General Description	1801-5	
1.3 Device Features	11561 7	
1.4 Connection Diagram	8	
1.5 Pin Description	9	
1.6 System Block Diagram	10	
2. LPDDR2		13
2.1 LPDDR2 SDRAM Addressing	13	
2.2 INPUT/OUTPUT FUNCTIONAL DESCRIPTION	14	
2.3 FUNCTIONAL DESCRIPTION	15	
2.4 Simplified LPDDR2 Bus Interface State Diagram	16	
3 Mode Register Definition		17
3.1 Mode Register Assignment and Definition in LPDDR2 SDRAM	17	
4. TRUTH TABLES		1 BBD
4.1 Truth Tables	27	
4.2 LPDDR2-SDRAM Truth Tables4.3 Data mask truth table	29	
5. ABSOLUTE MAXIMUM DC RATINGS6. AC & DC OPERATING CONDITIONS		35
6.1 Recommended DC Operating Conditions	36	
6.2 Input Leakage Current	36	
6.3 Operating Temperature Range	36	
7.0 AC AND DC INPUT MEASUREMENT LEVELS		37
7.1 AC and DC Logic Input Levels for Single-Ended Signals		
7.1.1 AC and DC Input Levels for Single-Ended CA and CS_n Signals		.1901
7.2 AC and DC Input Levels for CKE		M.D.
7.2.1AC and DC Input Levels for Single-Ended Data Signals		
8.0 AC AND DC OUTPUT MEASUREMENT LEVELS	英江	39
8.1 Single Ended AC and DC Output Levels		
8.1 Single Ended AC and DC Output Levels		
8.2 Differential AC and DC Output Levels	40	
0.5 Overshoot and Ondershoot Specifications	TU	
9.0 INPUT/OUTPUT CAPACITANCE		41
10.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS		42
10.1 IDD Measurement Conditions		
10.2 IDD Specifications		
10.3 IDD Spec Table		
	•	



11.0	ELECTRICAL CHARACTERISTICS AND AC TIMING		50
	LPDDR2 Refresh Requirements by Device Density		
12.	Addressing		57
13.	Command Sets	. 1 D.F	012 30.57
121	Page Read		
13.1	Page Program	58	
13.2	B Page Re-program	59	
13.4	Block Erase	59	
13.5	Reset	59	
13.6	6 Copy-back Program	60	
13.7	6 Copy-back Program	60	
13.8	B Cache Read (available only within a block)	61	
13.9	Cache Program (available only within a block)	61	
13.1	0 Read ID	62	
13.1	1 Read ONFI Signature	63	
13.1	2 Read Parameter Page	63	
14.0	Electrical Characteristic		66
70			
	Valid Block		
	Recommended Operating Conditions		
14.5	3 Absolute Maximum DC Ratings	07	DRO
14.5	DC Operating Characteristics	67	PDD
14.0	S Dood / Drogram / Frace Characteristics	18069	
14.0	AC Timing Parameters Table	68	
17./	ACTIMING Latameters Table	00	
15.	NAND FLASH TECHNICAL NOTES		69
15 1	Initial Invalid Block(s) 2 Identifying Initial Invalid Block(s)	69	
15.2	2 Identifying Initial Invalid Block(s)	69	
15.3	S Error in Write or Read Operation	70	
	10.22		
16.	Nand Flash Timing Data Protection & Power Up Sequence		72
16.1	Data Protection & Power Up Sequence	72	
	2 Mode Selection		
	B Command Latch Cycle		
- 1	Address Latch Cycle		4
	Input Data Latch Cycle		1150!
	5 Data Output Cycle Timings (CLE=L, WE#=H, ALE=L)		Or -
	Package Information	芬	
17.	Package Information	<i></i>	75



4 / 75







1. INTRODUCTION

1.1 General Description

FORESEE MCP products combine NAND Flash and Mobile LPDRAM devices in a single MCP. These products target mobile applications with low-power, high-performance, and minimal package-footprint design requirements.

The NAND Flash and Mobile LPDRAM devices are packaged with separate interfaces (no shared address, control, data, or power balls). This bus architecture supports an optimized interface to processors with separate NAND Flash and Mobile LPDRAM buses.

The NAND Flash and Mobile LPDRAM devices have separate core power connections and share a common ground (that is, VSS is tied together on the two devices).

The bus architecture of this device also supports separate NAND Flash and Mobile LPDRAM functionality without concern for device interaction.

1.2 Product List

30124FB5

[Table 1] Product List

able ij Product List			
Part Number	Density	Package Type	Package Size(mm)
F70ME0101D-R6WA	1Gbits NAND +1Gbits LPDDR2	FBGA162	8.0x10.5x1.0
F70ME0101D-RDWA	1Gbits NAND +1Gbits LPDDR2	FBGA162	8.0x10.5x1.0
		1	users. A8D12C1
		1.24	

受控

2022-07-27 10:22

users

受控


2022-07-27 10:22

Everything for Memory 5 / 75 Longsys Copyright

5.挖



Marketing Part Number Chart



0201: 2Gb+1Gb 0101: 1Gb+1Gb

30124FB5

2022-07-27 10:22

users.

受控

2022-07-27 10:22

D12C1BB0124FB5

user



1.3 Device Features

[nMCP]

Operation Temperature

- (-40)°C ~ 85°C
- Package
- 162-ball FBGA 8x10.5mm²

[NAND FLASH]

- Voltage Supply
 - V_{cc}: 1.8V (1.7V ~ 1.95V) ¹⁾

Organization

- Memory Cell Array: (128M + 4M) Byte
- Page Size: (2K + 64) Byte - Data Register: (2K + 64) Byte - Block Erase: (128K + 4K) Byte

Automatic Program and Erase

- Page Program : (2K + 64) Byte

• Page Read Operation

- Random Read: 25µs(Max.) - Serial Access: 45ns(Min.)

• Fast Write Cycle Time

- Page Program time: 300µs(Typ.) - Block Erase Time : 3ms(Typ.)

• Command/Address/Data Multiplexed I/O **Port**

COMMAND SET

- ONFI1.0 Compliant command set
- Read Unique ID

Reliability

- -100,000 P/E Cycle
- 10 Year Data retention (Typ.)

- . 1.30V vDQ = 1.14-1.30V VDD1 = 1.70-1.95V Interface : HSUL_12 Data with
- Data width: x32
- Clock frequency: 400MHz/533MHz
- Four-bit pre-fetch DDR architecture
- Eight internal banks for concurrent operation
- Multiplexed, double data rate, command/address inputs; commands entered on every CK edge
- Bidirectional/differential data strobe per byte of data(DQS/DQS#).

- Programmable burst lengths: 4, 8, or 16
- Auto refresh and self refresh supported
- All bank auto refresh and per bank auto refresh supported
- Clock stop capability

Configuration

- 32 Meg X 32 (4 Meg X 32 X 8 Banks).

• Low Power Features

- Low voltage power supply.
- Auto TCSR (Temperature Compensated Self Refresh).
- PASR (Partial Array Self Refresh) powersaving mode.
- DPD (Deep Power Down) Mode.
- DS (Driver Strength) Control.

• Auto refresh duty cycle :

- 7.8us for -40 to 85 °C
- 1.95us for 85 to 105°C

Notes:

While -40 ℃≤Ta≤-25℃, NAND Voltage supply(Vcc) should be less than or equal to 1.9V.

2022-07-27 10



1.4 Connection Diagram




Figure 1-1 162-BGA MCP Contact (X8/X32) Top View (Ball Down)

2022-07-27 10:22

Everything for Memory 8 / 75 Longsys Copyright





1.5 Pin Description

[Table 2] Pin Description

Symbol	Description	Туре	
<nand(x8)></nand(x8)>			LEP
I/00~ I/07	Data I/O	Input/Output	0124FP
CLE	Command Latch Enable	Input OCIDE	0
ALE	Address Latch Enable	Input	
CE#	Chip Enable	Input	
RE#	Read Enable	Input	-
WE#	Write Enable	Input	
WP#	Write Protect	Input	
R/B#	Ready/Busy	Output	-
VCC	Power Supply	Power	-
VSS	Ground	Ground	-
<lpddr2(x32)></lpddr2(x32)>		1	-
CK, CK#	Clock	Input	-
CKE CT	Clock enable	Input	1
CS#	Chip select	Input	1
DM0-DM3	Input data mask	Input	
DQ0 - DQ31	Data input/output	1/0	1
DQS0 - DQS3, DQS0# - DQS3#	Data strobe	1/0	1
CAO - CA9	Command/address inputs	Input	-012
VDDQ	DQ power supply	Supply	BB0124
VSSQ	DQ ground	Supply 170	DE
VSSCA	Command/address ground	Supply	1
VDD1	Core power supply	Supply	1
VDD2	Core power supply	Supply	1
VSS	Common ground.	Supply	1
VREFCA, VREFDQ	Reference voltage: VREFCA is reference for command/address input buffers, VREFDQ is reference for DQ input buffers.	Supply	
ZQ	External reference ball for output drive calibration	Reference	1
DNU	Do not use: Must be grounded or left floating	-	1
NC	No connect: Not internally connected	-	1
RFU	Reserved for future use	 -	1

Notes:

1. Balls marked RFU may or may not be connected internally. These balls should not be used. Contact factory for details.

变控

2022-07-27 10:22

Everything for Memory 9 / 75 Longsys Copyright

user

users.



1.6 System Block Diagram

DRAM Block Diagram:




Figure 1-2 DRAM Block Diagram

30124FB5

users.

2022-07-27 10:22

D12C1BB0124FB5



NAND Block Diagram:





Figure 1-3 NAND Block Diagram

Array Organization:

30124FB5



- 1 Page = (2K+64) Bytes
- 1 Block = (2K+64) Bytes x 64 pages = (128K + 4K) Bytes
- 1 Device = (128+4K) Bytes x 1024 Blocks=(128M+4M)Bytes

Figure 1-4 1Gb NAND Array Organization

users.



users. A8D12C1BB012AFP

受控

2022-07-27 10:22

LPDDR2 SDRAM

users. A8D12C1BB012A

受控

2022-07-27 10:22

users.

受控

2022-07-27 10:22

D12C1BB0124FB5

30124FB5

Everything for Memory 12 / 75 Longsys Copyright



2. LPDDR2

2.1 LPDDR2 SDRAM Addressing

[Table 3] LPDDR2 SDRAM Addressing

Addressi	ng		a I BP
	Items	1Gb	ont2CIBR
	Number of Banks	8	sers. A8D1201
	Bank Addresses	BA0-BA2	861 p
	t _{REFI} (us) ²⁾	7.8	
	t _{REFI} (us) ³⁾	1.95	
×32	Row Addresses ⁴⁾	R0-R12	
	Column Addresses ^{1), 4)}	C0-C8	

Notes:

1. The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.

2.tREFI values for all bank refresh is Tc = -40~85°C, Tc means Operating Case Temperature.

3.tREFI values for all bank refresh is Tc = 85~105°C, Tc means Operating Case Temperature. users. A8D12C1BB012A

4.Row and Column Address values on the CA bus that are not used are "don't care."

2022-07-27 10:22

users.

2022-07-27 10:22

D12C1BB0124FB5

Everything for Memory

30124FB5

13 / 75 Longsys Copyright





2.2 INPUT/OUTPUT FUNCTIONAL DESCRIPTION

	Name	Туре	Description	
	CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, CS# and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK and CK#. The positive Clock edge is defined by the cross point of a rising CK and a falling CK#. The negative Clock edge is defined by the cross point of a falling CK and a rising CK#.)12 ^{4F}
	CKE	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command truth table for command code descriptions. CKE is sampled at the positive Clock edge.	
	CS#	Input	Chip Select : CS# is considered part of the command code. See Command truth table for command code descriptions. CS # is sampled at the positive Clock edge.	
	CA0 - CA9	Input	DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command truth table for command code descriptions.	
20	DQ0 - DQ15 (×16) DQ0 - DQ31 (×32)	271/0	Data Inputs/Outputs: Bi-directional data bus	
	DQS0 - DQS1 DQS0 #- DQS1# (×16) DQS0 - DQS3 DQS0# - DQS3# (×32)	1/0	Data Strobes (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and Differential (DQS and DQS#). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data. For x16, DQS0 and DQS0# correspond to the data on DQ0 - DQ7, DQS1 and DQS1# to the data on DQ8 - DQ15. For x32, DQS0 and DQS0# correspond to the data on DQ0 - DQ7, DQS1 and DQS1# to the data on DQ8 - DQ15, DQS2 and DQS2# to the data on DQ16 - DQ23, DQS3 and DQS3# to the data on DQ24 - DQ31.	3B01
	DM0 - DM1 (×16) DM0 - DM3 (×32)	Input	Input Data Mask: DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS#). DM0 is the input data mask signal for the data on DQ0-7. For x16 and x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 device, DM2 is the input data—mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31.	
	VDD1	Supply	Core Power Supply 1: Core power supply.	
	VDD2	Supply	Core Power Supply 2: Core power supply.	
	VDDQ	Supply	I/O Power Supply: Power supply for Data input/output buffers.	
. O AF	VREFCA	Supply	Reference Voltage for CA Command and Control Input Receiver : Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers.	sers
124	VREFDQ	Supply	Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers.	SEL
	VSS	Supply	Ground	
	VSSCA	Supply	Ground for Input Receivers	
	VSSQ	Supply	I/O Ground	
	ZQ	1/0	Reference Pin for Output Drive Strength Calibration	

Notes: Data includes DQ and DM.22-07-27



2.3 FUNCTIONAL DESCRIPTION

This device contains the following number of bits: 1Gb has 1,073,741,824 bits. All LPDDR2 devices use a double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock. LPDDR2 uses a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially a 4n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR2 effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half- clock-cycle data transfers at the I/O pins.

Read and write accesses to the LPDDR2 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

For LPDDR2 devices, accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR2 must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.

受控

2022-07-27 10:22

30124FB5

users.

BB0124FP

受控

2022-07-27 10:22

Everything for Memory 15/75

usel



2.4 Simplified LPDDR2 Bus Interface State Diagram

The simplified LPDDR2 bus interface state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the best of command definition.




Figure 2-1 LPDDR2: Simplified Bus Interface State Diagram

Notes: For LPDDR2-SDRAM in the Idle state, all banks are precharged.



3. Mode Register Definition

3.1 Mode Register Assignment and Definition in LPDDR2 SDRAM

[Table 5] Mode Register Assignment in LPDDR2 SDRAM (Common Part) shows the 16 common BBO 12 AFF mode registers for LPDDR2 SDRAM. [Table 6] Mode Register Assignment in LBDBB2 37 (SDRAM). (SDRAM part) shows only LPDDR2 SDRAM mode registers and [Table 7]Mode Register Assignment in LPDDR2 SDRAM (NVM Part) shows only LPDDR2 NVM mode registers. Additionally [Table 8] Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command) shows RFU mode registers and Reset Command. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. Mode Register Read command shall be used to read a register. Mode Register Write command shall be used to write a register.

[Table 5] Mode Register Assignment in LPDDR2 SDRAM (Common part)

	MR#	MA	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OPO
127	1	<7:0>										
	0	00 _H	Device Info.	R	(RFU) RZ		<u>′</u> QI	(RFU)	DI	DA		
	1	01 _H	Device Feature 1	W	n	nWR (for AP) WC		ВТ		BL		
	2	02 _H	Device Feature 2	W	(RFU)					RL & WL		
	3	03 _H	I/O Config-1	W	(RFU)			DS80120				
	4	04 _H	Refresh Rate	R	TUF (RFU)			Refresh Rate				
	5	05 _H	Basic Config-1	R	LPDDR2 Manufacturer ID							
	6	06 _H	Basic Config-2	R		受	纪	Revisi	on ID1			
	7	07 _H	Basic Config-3	R				Revisi	on ID2			
	8	08 _H	Basic Config-4	24 _R	I/O	width		Der	nsity		Ту	/pe
	9	09 _H	Test Mode	W			,	Vendor-S _l	oecific Te	st Mode		
	10	QAH2	IO Calibration	W	Calibration Code							
	1:15	0B _H ~0F _H	(reserved)					(RI	FU)			

[Table 6] Mode Register Assignment in LPDDR2 SDRAM (SDRAM part)

[mode negional	Addigninent in Er DDI		(0214							
MR#	MA <7:0>	Function	Access	OP7	OP6	OP5					OP0
	1,710										
16	10 _H	PASR_Bank	W	Bank Mask							
17	11 _H	PASR_Seg	w	Segment Mask (SDRAM only)							
18-19	12 _н -13 _н	(Reserved)	-71				(RI	FU)			

D12C1BB0124FB5 17 / 75 **Everything for Memory** Longsys Copyright





[Table 7] Mode Register Assignment in LPDDR2 SDRAM (NVM Part)

					,						
MR#	MA	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	0P1	OP0
	<7:0>										
20:31	14 _H ~1F _H	(Do Not Use)									
											20(
[Table 8]N	Mode Register	Assignment in LPDDR	2 SDRAM	(DQ Cali	bration a	and Rese	et Comm	and)		100	1Bp,
	MA								. 01	110	

[I able 8]	viode Register	Assignment in LPDDR2	2 SDRAM (DQ Cal	Q Calibration and Reset Com		t Command	1)		401	TD-	
MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
32	20H	DQ Calibration Pattern A	R	See "DQ Calibration" on Operations & Timing Diagram.								
33:39	21H~27H	(Do Not Use)		<	红花.							
40	28H	DQ Calibration Pattern B	R	r.	See "DQ Calibration" on Operations & Timing Diagrar							
41:47	29H~2FH	(Do Not Use)										
48:62	30H~3EH	(Reserved)					(RFU)	(RFU)				
63	3FH	Reset	W				Х					
64:126	40H~7EH	(Reserved)					(RFU)					
127	7FH	(Do Not Use)										
128:190	80Н~ВЕН	(Reserved for Vendor Use)		(RFU)								
191	BFH	(Do Not Use)										
192:254	COH~FEH	(Reserved for Vendor Use)					(RFU)				oc N	
255	FFH	(Do Not Use)							1	(8D)	70	

The following notes apply to Table 5 Mode Register Assignment in LPDDR2 SDRAM (Common part), Table 6 Mode Register Assignment in LPDDR2 SDRAM (SDRAM part), Table 7 Mode Register Assignment in LPDDR2 SDRAM (NVM Part), and Table 8 Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command):

Notes:

1.RFU bits shall be set to '0' during Mode Register writes.

2.RFU bits shall be read as '0' during Mode Register reads.

4.All Mode Registers that are specified as RFU shall not be written.

5. Writes to read-only registers shall have no impact on the functionality of the device.

2022-07-27 10:22

D12CIBB0124FB5 **Everything for Memory**

18 / 75 **Longsys Copyright**

users.

^{3.}All Mode Registers that are specified as RFU or write-only shall return undefined data when read and DQS, DQS# shall be toggled.



MR0_Device Information (MA<7:0> = 00H):

0P7	OP6	OP5	OP4	OP3	OP2	0P1	OP0	
	(RFU)		RZ	ZQI	(RFU)	DI	DAI	

DAI (Device Auto-Initialization Status)	Read-only		0 _B : DAI complete 1 _B : DAI still in progress
DAI (Device Auto-illitialization status)	Read Only	OP0	1 _B : DAI still in progress
DI (Device Information)	Read-only		0 _B : SDRAM
Di (Device information)	Read-only	OP1	1 _B : Do Not Use
			00 _B : RZQ self test not supported
		血控	01 _B : ZQ-pin may connect to VDD2 or float
ļ		17-1	10 _B : ZQ-pin may short to GND
RZQI (Built in Self Test for RZQ Information) 1)	Read-only	0P4:0P3	11 _B : ZQ-pin self test completed, no error condition
29			detected (ZQ-pin may not con- nect to VDD2 or
10:24			float nor short to GND)

NOTE:

1.RZQI, if supported, will be set upon completion of the MRW ZQ Initialization Calibration command.

2.If ZQ is connected to VDD2 to set default calibration, OP[4:3] shall be set to 01. If ZQ is not connected to VDD2, either OP[4:3] = 01 or OP[4:3] =10 might indicate a ZQ-pin assembly error. It is recommended that the assembly error is

3.In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 per Note 2), the LPDDR2 device will default to factory trim settings for RON, and will ignore ZQ calibration commands. In either case, the system may not function as intended. intended.

4.In the case of the ZQ self-test returning a value of 11b, this result indicates that the device has detected a resistor connection to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e 240-ohm +/- 1%).

MR1_Device Feature 1 (MA<7:0> = 01H):

• . (• • • • • •					
OP7	OP6	OP5	OP4	OP3	OP2	0P1	OP0
n	nWR (for AP)		WC	ВТ		BL	

0021			010 _B : BL4 (default)
BL			011 _B : BL8
nh BL	Write-only	0P<2:0>	100 _B : BL16
Do	vviite only	01 \2.0>	All others: Reserved
1)	144.5	0.0	0 _B : Sequential (default)
BT ¹⁾	Write-only	OP<3>	1 _B : Interleaved (allowed for SDRAM only)
			O _B : Wrap (default)
WC	Write-only	0P<4>	1 _B : No wrap (allowed for SDRAM BL4 only)
			001 _B : nWR=3 (default)
			010_B : nWR=4
			011 _B : nWR≓5
nWR ²⁾	Write-only	0P<7:5>	100 _в : nWR=6
		7-27	101_B : nWR=7
		0-01	110 _B : nWR=8
	202	4	All others: Reserved

Notes:

1.BL 16, interleaved is not an official combination to be supported.



2. Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is deter- mined by RU(tWR/tCK).

[Table 9] Burst Sequence by BL. BT. and WC

			•	ісе ву ві					ı	Burst	Cyc	le Nu	mbei	and	Burs	t Ado	Iress	Seq	uence	9													
C3	C2	C1	C0	WC	ВТ	BL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	124FF										
Х	Х	0 B	0 B	wron	onv	4	0	1	2	3											~17	BB'	012										
Х	Х	1 _B	0 B	wrap	any	4	2	3	0	1									Ro	1.7	٤												
Х	X	Х	0 B	nw	any		у	y+1	y+2	y+3							v C	·	OP														
Х	0 B	0 B	0 B				0	1	2	3	4	5	6	7	1	SE	17 -																
Х	0 B	1 _B	0 B		seq		2	3	4	5	6	7	0	1																			
Χ	1 _B	0 B	0 B		•		4	5	6	7	0	T	2	3																			
Х	1 _B	1 _B	0 B	wrap		8	6	7	0	1	2	3	4	5																			
Х	0 B	0 B	0 B	wap		Ü	0	1	2	3	4	5	6	7																			
Х	0 B	1 _B	0 B	0	int		2	3	0	1	6	7	4	5																			
Х	1 _B	0 B	0 _B	0:7			4	5	6	7	0	1	2	3																			
Х	1 _B	_1 _B /	0 _B				6	7	4	5	2	3	0	1																			
2X	X)	Х	0 B	nw	any								illega	al (no	t allo	wed)																	
0в	0 B	0 B	0 B				0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F											
0 B	0 B	1 _B	0 B				2	3	4	5	6	7	8	9	Α	В	С	D	E	F	0	1											
0 B	1 _B	0 B	0 B			-	-	-	- 		-	•	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	3B0124				
0 B	1 _B	1 _B	0 B		seq	seq	6	7	8	9	Α	В	С	D	E	F	0	1	2	3	4	5	BBO -										
1 _B	0 B	0 B	0 B	wrap			seq		8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7									
1 _B	0 B	1 _B	0 B	wiap	wiap	wrap	wiap	wrap	wrap	wiap	wiap	wiap	16		ννιαμ		Α	В	С	D	Е	F	0	1	2	3	4	√5⊖	6	7	8	9]
1 _B	1 _B	0 B	0 B				O	D	Е	F	0	1	2	3	4	5\	6	7	8	9	Α	В											
1 _B	1 _B	1 _B	0 B				Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D											
Х	Х	Х	0 B		int						î	工	illega	al (no	t allo	wed)																	
Х	Х	Х	0 B	nw	any								illega	al (no	t allo	wed)																	

Notes:

1.C0 input is not present on CA bus. It is implied zero.

2. For BL=4, the burst address represents C1 - C0.

3. For BL=8, the burst address represents C2 - C0.

4. For BL=16, the burst address represents C3 - C0.

5. For no-wrap (nw), BL4, the burst shall not cross the page boundary and shall not cross sub-page boundary. The variable may start at any address with C0 equal to 0 and may not start at any address in Table 10 below for the reconstitution. and bus width combinations.

2022-07-27 10:22

D12C1BB0124FB5 Everything for Memory 20 / 75 Longsys Copyright



[Table 10] LPDDR2 Non Wrap Restrictions

	1Gb	
Not across fu	II page boundary	
x16	3FE, 3FF, 000, 001	
x32	1FE, 1FF, 000, 001	(CP
Not across su	b page boundary	12451
x16	1FE, 1FF, 200, 201	JI
x32	None	

Notes:

D12C1BB0124FB5

Everything for Memory

MR2_Device Feature 2 (MA<7:0> = 02H):

۰		11.7.0	<u> </u>					
	0P7	OP6	OP5	OP4	0P3	OP2	0P1	OP0
	09	(RI	=U)			RL 8	& WL	

07-21			0001 _B : RL3 / WL1(default)		
72-01			0010 _B : RL4 / WL2		
			0011_B: RL5 / WL2		
RL & WL	Write-only	OP<3:0>	0100_B: RL6 / WL3		
			0101_B : RL7 / WL4	1	B012
			0110_B : RL8 / WL4	21201	300
			All others: Reserved	A8012	
MR3_I/O Configu	,		1	users.	

0P7	OP6	OP5	OP4	0P3	OP2	0P1	OP0
	(RI	FU)		'5		S	

			- 7	10:22	0000 _B : Reserved		
			07-21	<i>y</i>	0001B: 34.3-ohmtypical		
		2022			0010 B: 40-ohm		
	05	40			typical(default)		
019AF	Ro	DS	Write-only	OP<3:0>	0011B : 48-ohm typical		users.
3012			,		0100B : 60-ohm typical		1120
					0101 _B : Reserved for 68.6-ohm typical	红挖	
					0110 _B : 80-ohm typical	7.1	
					0111g : 120-ohm typical All others : Reserved		

2022-07-27 10:22

21 / 75

^{1.} Non-wrap BL=4 data-orders shown above are prohibited.



MR4_Device Temperature (MA<7:0> = 04H)

OP7	OP6	OP5	OP4	0P3	OP2	0P1	OP0
TUF		(RI	FU)		SDRA	M Refresh	Rate

			000 _B : SDRAM Low temperature operating limit exceeded
			001 _B : 4× t _{REFI,} 4× t _{REFIpb} , 4× t _{REFW}
			000 _B : SDRAM Low temperature operating limit exceeded 001 _B : 4× t _{REFI,} 4× t _{REFIpb,} 4× t _{REFW} 010 _B : 2× t _{REFI,} 2× t _{REFIpb,} 2× t _{REFW} 011 _B : 1× t _{REFI,} 1× t _{REFIpb,} 1× t _{REFW} (<=85°C) 100 _B : Reserved
SDRAM			011 _B : 1× t _{REFI,} 1× t _{REFIpb} , 1× t _{REFW} (<=85'C)
Refresh Rate	Read-only	OP<2:0>	100 _B : Reserved
			101 _B : 0.25× t _{REFI} , 0.25× t _{REFIpb} , 0.25× t _{REFW} , do not de-rate SDRAM AC timing
			110 _B : 0.25× t _{REFI,} 0.25× t _{REFIpb,} 0.25× t _{REFW,} de-rate SDRAM AC timing
			111 _B : SDRAM High temperature operating limit exceeded
Temperature Update	Read-only	○0P<7>	O _B : OP<2:0> value has not changed since last read of MR4.
Flag (TUF)	read-Only	6 1	1 _B : OP<2:0> value has changed since last read of MR4.

Notes:

- 1.A Mode Register Read from MR4 will reset OP7 to '0'.
- 2.0P7 is reset to '0' at power-up. OP[2:0] bits are undefined after power-up.
- 3.If OP2 equals '1', the device temperature is greater than 85°C.

- 6.For specified operating temperature range and maximum operating temperature refer to Input Leakage Current Table.

 7.LPDDR2 devices shall be de-rated by adding 1.875 ns to the following core timing parameters: +BOD +BO : 12.12

 TRRD. tDQSCK shall be de-rated operation. tRRD. tDQSCK shall be de-rated according to the tDQSCK de-rating in Table 34 LPDDR2 AC Timing Table. Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.
- 8.See "Temperature Sensor" on [Command Definition & Timing Diagram] for information on the recommended frequency of reading MR4.

MR5_Basic Configuration 1 (MA<7:0> = 05H):

		- 1/	1				
OP7	OP6)	OP5	OP4	OP3	OP2	0P1	OP0
-07-	- 4	L	PDDR2 Ma	nufacturer	ID		

		Î				
05			0000 0000B	: Reserved		
3R3			0000 0001 _B	: Reserved		gers
			0000 0010 _B	: Do Not Use		11567
			0000 0011 _B	: Do Not Use		U
			0000 0100 _B	: Do Not Use	477	
			0000 0101 _B	: Do Not Use	到了	
			0000 0110 _B	: Do Not Use		
			0000 0111 _B	: Do Not Use		
LPDDR2 Manufacturer ID	Read-only	0P<7:0>	0000 1000 _B	: Do Not Use		
LPDDR2 Manufacturer ID	Reau-only	UP<7.0>	0000 1001 _B	: Do Not Use		
		10:	0000 1010 _B			
		07 10.	_	: Do Not Use		
	- 07	- 4	_	: Do Not Use		
	0022-0.			: Do Not Use		
	202-			: Do Not Use		
-225			_	: Do Not Use		
OVERS			_	: Do Not Use		
00141			All others	: Reserved		



MR6_Basic Configuration 2 (MA<7:0> = 06H):

OP7	OP6	OP5	OP4	0P3	OP2	0P1	OP0		
Revision ID1									

	0.7	0. 0	0.0	• •	0.0	V	· · ·	0.0	
				Revisi	on ID1				
									TIBB
Revision ID1	Read-only	у (OP<7:0>			00	00 0011 _B : l	H-version	2012010

Notes: MR6 is vendor specific.

MR7_Basic Configuration 3 (MA<7:0> = 07H):

	- (OP6 OP5 OP4 OP3 OP2 OP1 OP0						
0P7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
99	1		Revisi	on ID2				

r				
	Revision ID2	Read-only	OP<7:0>	0000 0000_B: A-version

Notes: MR7 is vendor specific.

MR8_Basic Configuration 4 (MA<7:0> = 08H):

uration	4 (MA<	7:0> = 0	8H) :					10C1BB012A
OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	18D1.201
I/O :	I/O width Density					Type		·S. No
							A.D.	

	Туре	Read-only	UP<1:0>	00 _B : SDRAM 01 _B : Reserved 10 _B : Do Not Use 11 _B : Reserved	
<u> </u>			10:22	0000 _B : 64Mb	
<u> </u>		07-21		0001 _B : 128Mb	
ļ	002?			0010 _B : 256Mb	
ļ	- 70-	2-07-27		0011_B : 512Mb	
OAF	Bo			0100_B: 1Gb	sers.
30124F	Density	Read-only	OP<5:2>	0101 _B : 2Gb	SEL
	'			0110 _B : 4Gb	
ļ	'			0111 _B : 8Gb	
ļ	'			1000 _B : 16Gb	
ļ	'			1001 _B : 32Gb	
				all others: reserved	
ļ			()	00 _B : x32	
	I/O width	Read-only	0P<7:6>	01_B: x16	
ļ	'	202	2-0	10 _B : x8	
ļ		2		11 _B : Do Not Use	
212C1	BB012AFB5				
DIA	Everything for Memory			23 / 75 Longsys Copyright	

23 / 75 Everything for Memory Longsys Copyright

A8D12C1BB0124FP



MR9_Test Mode (MA<7:0> = 09H):

0P7	OP6	OP5	OP4	0P3	OP2	0P1	OP0		
	Vendor-specific Test Mode								

MR10_Calibration (MA<7:0> = 0AH):

OP7	OP6	OP5	OP4	OP3	OP2	0P1	OP0			
	Calibration Code									

Calibration Code	Write-only	0P<7:0>	0xFF: Calibration command after initialization 0xAB: Long calibration 0x56: Short calibration 0xC3: ZQ Reset others: Reserved
------------------	------------	---------	-------------------------------------------------------------------------------------------------------------------------------

Notes:

- 1. Host processor shall not write MR10 with "Reserved" values.
- 2.LPDDR2 devices shall ignore calibration command when a "Reserved" value is written into MR10.
- 3. See AC timing table for the calibration latency.
- 4.If ZQ is connected to V_{SSCA} through R_{ZO}, either the ZQ calibration function (see "Mode Register Write ZQ Calibration Command" on [Command Definition & Timing Diagram]) or default calibration (through the ZQ reset command) is supported. If ZQ is connected to VDD2, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.
- 5.LPDDR2 devices that do not support calibration shall ignore the ZQ Calibration command.
- users. A8D12CIBB012A 6.Optionally,the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection.

$MR_11:15_(Reserved) (MA<7:0> = 0BH-0FH):$

MR_16_PASR_Bank Mask (MA<7:0> = 010H):

0P7	OP6	OP5	OP4	0P3	OP2	OP1	OP0		
	Bank Mask (4-Bank or 8-Bank)								

SDRAM:

SDRAM:	7-27	10:22		
Bank <7:0> Mask 1)	Write-only	UP .U	0 _B : refresh enable to the bank (=unmasked, default) 1 _B : refresh blocked (=masked)	

Notes:1) For 4 bank SDRAM, only OP<3:0> are used.

OP	Bank Mask	4 Bank	8 Bank
0	XXXXXXX1	Bank 0	Bank 0
1	XXXXXX1X	Bank 1	Bank 1
2	XXXXX1XX	Bank 2	Bank 2
3	XXXX1XXX	Bank 3	Bank 3
4	2XXX1XXXX	-	Bank 4
5	XX1XXXXX	-	Bank 5
6	X1XXXXXX	-	Bank 6
7	1XXXXXXX	-	Bank 7

D12CIBB0124FB5 **Everything for Memory** 24 / 75 Longsys Copyright

users.



MR17_PASR_Segment Mask (MA<7:0> = 011_H): 1Gb ~ 8Gb S4 SDRAM only

OP7	OP6	OP5	OP4	0P3	OP2	0P1	OP0
			Segme	nt Mask			

	J. 7	0.0	.	J. J	V. –	J	J. J	
			Segmen	t Mask]
Segment <7:0> Mask	Write-only	OP<7:0>	0 _B : refres 1 _B : refres	h enable h blocked	to the segi d (=masked	ment (=uni I)	masked, de	fault)
							CRIS	
						11		

			1Gb	2Gb/4Gb	8Gb
Segment	ОР	Segment Mask	R12:10	R13:11	R14:12
0	0	XXXXXXX1	212	000 _B	
1	1	XXXXXX1X		001 _B	
2	2	XXXXX1XX		010 _B	
3	377	XXXX1XXX		011 _B	
4	104	XXX1XXXX		100 _B	
5	5	XX1XXXXX		101 _B	
24 6	6	X1XXXXXX		110 _B	
7	7	1XXXXXXX		111 _B	

Notes: This table indicates the range of row addresses in each masked segment. X is do not care for a particular segment.

MR18-19_(Reserved) (MA<7:0> = 012_{H} - 013_{H}):

MR20-31_(Do Not Use) (MA<7:0> = 14_{H} - $1F_{H}$):

MR32_DQ Calibration Pattern A (MA<7:0>=20_H)

Reads to MR32 return DQ Calibration Pattern "A". See "DQ Calibration" on Operations & Timing Diagram.

MR33:39_(Do Not Use) (MA<7:0> = 21_{H} - 27_{H}):

MR40_DQ Calibration Pattern B (MA<7:0>=28_H):

Reads to MR40 return DQ Calibration Pattern "B". See "DQ Calibration" on Operations & Timing Diagram

MR41:47_(Do Not Use) (MA<7:0> = 29_{H} - $2F_{H}$):

MR48:62_(Reserved) (MA<7:0> = 30_{H} -3E_H):

MR63_Reset (MA<7:0> = $3F_H$): MRW only

OP7	OP6	OP5	OP4	0P3	OP2	0P1	OP0
)	x22			

users.

Everything for Memory 25 / 75 Longsys Copyright

^{1.} For additional information on MRW RESET see "Mode Register Write Command" on [Command Definition & Timing Diagram]. D12C1BB0124FB5



 $MR64:126_{(Reserved)} (MA<7:0> = 40_{H}-7E_{H}):$

 $MR127_{Do Not Use}$ (MA<7:0> = $7F_{H}$):

MR128:190_(Reserved for Vendor Use) (MA<7:0> = 80_H -BE_H):

MR191_(Do Not Use) (MA<7:0> = BF_H):

MR192:254_(Reserved for Vendor Use) (MA<7:0> = $C0_H$ -FE_H):

MR255:(Do Not Use) (MA<7:0> = FF_H):

受控

users. A8D12C1BB012AFP

users. A8D12C1BB012A

2022-07-27 10:22

受控

2022-07-27 10:22

users.

受控

2022-07-27 10:22

D12C1BB0124FB5

30124FB5

Everything for Memory 26 / 75 Longsys Copyright



TRUTH TABLES 4.

4.1 Truth Tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 device must be powered down and then restarted through the initialization as an initialization and initialization as an initialization and an init initialization sequence before normal operation can continue.

[Table 11] Command truth table

		SDR C	ommand F	Pins					DDR C	A pins (10)					
	SDRAM	СК	E	CS#	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	СК	
	Command	CK(n-1)	CK(n)	C3#	CAU	CAI	CAZ	CAS	CA4	CAS	CAG	CA	CAO	CAS	EDGE	
	MRW	Н		L	L	L	L	L	MA0	MA1	MA2	МАЗ	MA4	MA5	1	
	IVIKVV	П	н 99.	Х	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	0P7	_ 	
	MRR O	1 10:	Н	L	L	L	L	Н	MA0	MA1	MA2	МАЗ	MA4	MA5		
	-07-7			Х	MA6	MA7					Х				7_	
2.02	Refresh (per	н	н	L	L	L	Н	L			X	(
	bank)11)			Х			ı			Х					7_	
	Refresh (all bank)	Н	н	L	L	L	Н	Н			×	(124
				Х						Х					+	(BB0124
	Enter Self Refresh	Н	L	L	L	L	Н				Х			787	FO	
		Х		Х			ı	I	I	Х	I		rrs.	Hor	<u>+</u>	
	Activate (bank)	Н	н	L	L						R12/a19	UP	BA1	BA2	<u>_</u>	
				X	R0/a5		R2/a7	R3/a8	R4/a9	R5/a10	R6/a11			R14/a14	+_	
	Write (bank)	Н	н	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2		
				X	AP ^{3),4})	C3	C4	C5	C6	C7	C8	C9	C10	C11	¬₽	
	Read (bank)	Н	Н	10.	,7H7.	L	Н	RFU	RFU	C1	C2	BA0	BA1	BA2		
		0	7-21	X	AP ^{3),4)}	C3	C4	C5	C6	C7	C8	C9	C10	C11	<u></u>	
	Precharge (pre bank, all bank)	122	н	L	Н	Н	L	Н	AB/a30	X/a31	/a32	BA0	BA1	BA2		
. 10				Х	X/a20		X/a22	X/a23	X/a24	X/a25	X/a26	X/a27	X/a28	X/a29	7_	
30124FP	BST	Н	н	L	Н	Н	L	L			×	(users.
3017				Х		1				Х					7_	1120
	Enter Deep Power Down	Н	L	L	Н	Н	L				Х		(1) X	3		
	Deep Fower Down	Х		Х						Х			7.		<u>+</u>	
	NOP	Н	н	L	Н	Н	Н				X					
				Х						X					<u>+</u>	
	Maintain PD, SREF, DPD	L	L	L	Н	Н	H,	14			X					
	(NOP)			X	-21	<u> </u>				X					<u>+</u>	
	NOP	Н	OH2							X						
	Maintain PD, SREF,	5	40	X H						X					<u> </u>	
	DRD / \)) r	L							X					7	
D12C1B	BOTT.		1	Х												l
01.70																
Ev	verything for Me	mory					27 / 7	5						Longsy	s Copyrigl	ht

27 / 75 Longsys Copyright **Everything for Memory**



	SDR C	ommand F	Pins DDR CA pins (10)							DDR CA pins (10)						
SDRAM	СК	E	CS#	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	СК		
Command	CK(n-1)	CK(n)	C3#	CAU	CAI	CAZ	CAS	CA4	CAS	CAB	CA7	CAO	CAS	EDGE		
Enter Power Down	Н		Н						Х					1		
Enter Power Down	Х	_	Х						Х					4		
Exit	L	Н	Н						Х				on1°			
PD, SREF, DPD	Х		Х						Х		~	S. A	9p	7_		
										U.	ser					

Notes:

30124FB5

- 1)All LPDDR2 commands are defined by states of CS#, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
- 2)For LPDDR2 SDRAM, Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon.
- 3)AP is significant only to SDRAM.
- 4)AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.
- 5)"X" means "H or L (but a defined logic level)"
- 6)Self refresh exit and Deep Power Down exit are asynchronous.
- 7) VRef must be between 0 and VDDQ during Self Refresh and Deep Power Down operation.
- 8)CAxr refers to command/address bit "x" on the rising edge of clock.
- 9)CAxf refers to command/address bit "x" on the falling edge of clock.
 - 10)CS #and CKE are sampled at the rising edge of clock.
 - 11)Per Bank Refresh is only allowed in devices with 8 banks.

 - 12) I ne least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.

 13) AB "high" during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-not-care.

2022-07-27 10:22

users.

2022-07-27 10:22

D12CIBB0124FB5 Everything for Memory

28 / 75







4.2 LPDDR2-SDRAM Truth Tables

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the Banks.

Devi	ice Current State ³⁾	CKE _{n-1} 1)	CKE _n 1)	CS# ²⁾	Command n ⁴⁾	Operation n ⁴⁾	Device Next State	Notes
		L	L	Х	Х	Maintain Active Power Down	Active Power Down	ID
A	ctive Power Down	L	Н	Н	NOP	Exit Active Power Down	S Active	6, 9
	-U. Davida Davida	L	L	Х	Х	Maintain Idle Power Down	Idle Power Down	
	dle Power Down	L	Н	Н	NOP S	Exit Idle Power Down	Idle	6, 9
Date	etting Power Down	L	L	x	x	Maintain Resetting Power Down	Resetting Power Down	
Res	etting Power Down	10:2	Н	н	NOP	Exit Resetting Power Down	Idle or Resetting	6, 9, 12
)2°	eep Power Down	L	L	х	х	Maintain Deep Power Down	Deep Power Down	
		L	Н	Н	NOP	Exit Deep Power Down	Power On	8
	Oulf Dufuul	L	L	Х	Х	Maintain Self Refresh	Self Refresh	001
	Self Refresh	L	Н	Н	NOP	Exit Self Refresh	Idle 801	7, 10
	Bank(s) Active	Н	L	Н	NOP	Enter Active Power Down	Active Power Down	
		Н	L	Н	NOP	Enter Idle Power Down	Idle Power Down	
	All Banks Idle	Н	-27	10:2	Enter Self-Refresh	Enter Self Refresh	Self Refresh	
	202	2-01	L	L	Deep Power Down	Enter Deep Power Down	Deep Power Down	
B	Resetting	Н	L	Н	NOP	Enter Resetting Power Down	Resetting Power Down	1
		H	Н		Pefer to the Co	mmand Truth Table	1.45	

- 1)"CKE_n" is the logic state of CKE at clock rising edge n; "CKE_{n-1}" was the state of CKE at the previous clock edge.
- 2)"CS#" is the logic state of CS# at the clock rising edge n;
- 3)"Current state" is the state of the LPDDR2 device immediately prior to clock edge n.
- 4)"Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".
- 5)All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 6)Power Down exit time (txp) should elapse before a command other than NOP is issued.
- 7)Self-Refresh exit time (txsR) should elapse before a command other than NOP is issued.
- 8)The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Functional Description.
- 9) The clock must toggle at least twice during the t_{XP} period.
- 10) The clock must toggle at least twice during the txsR time.



- 11.'X' means 'Don't care'.
- 12. Upon exiting Resetting Power Down, the device will return to the Idle state if tINIT5 has expired.

[Table 13] Current State Bank n - Command to Bank n

Current State	Command	Operation	Next State	NOTES	-5
Any	NOP	Continue previous operation	Current State		194F
	ACTIVATE	Select and activate row	Active	TIBB	177
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6	
	Refresh (All Bank)	Begin to refresh	Refreshing(All Bank)	7	
Idle	MRW	Load value to Mode Register	MR Writing	7	
	MRR	Read value from Mode Register	Idle MR Reading		
	Reset	Begin Device Auto-Initialization	Resetting	7, 8	
	Precharge	Deactivate row in bank or banks	Precharging	9, 15	
	Read	Select column, and start read burst	Reading		
	Write	Select column, and start write burst	Writing		
Row Active	7 10 ° 2 MRR	Read value from Mode Register	Active MR Reading		
2.07-6	Precharge	Deactivate row in bank or banks	Precharging	9	
22	Read	Select column, and start new read burst	Reading	10, 11	
Reading	Write	Select column, and start write burst	Writing	10, 11, 12	
	BST	Read burst terminate	Active	13	
	Write	Select column, and start new write burst	Writing	10, 11	B012
Writing	Read	Select column, and start read burst	Reading	10, 11, 14	BROTZ
	BST	Write burst terminate	Active	13	
Power On	Reset	Begin Device Auto-Initialization	Resetting	7, 9	
Resetting	MRR	Read value from Mode Register	Resetting MR Reading		

Notes:

- 1. The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was
- 2.All states and sequences not shown are illegal or reserved.
- 3. Current State Definitions:
- -Idle: The bank or banks have been precharged, and tRP has been met.
- -Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress.
- -Reading: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- -Writing: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4. The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and [Table 2]PinPad Definition and Description, and according to [Table 1]LPDDR2 SDRAM Addressing.
- -Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
- -Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state.
- Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP

西控

user



has been met. Once tRP has been met, the bank will be in the idle state.

- -Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.
- 5. The following states must not be interrupted by any executable command; NOP commands must be applied to each
- -Refreshing (Per Bank): starts with registration of an Refresh (Per Bank) command and ends when tRFCpb is met. Once BOTA AFR tRFCpb is met, the bank will be in an 'idle' state.
- -Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle' state.
- -Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.
- -Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.
- -Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
- -MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.
- -Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the A8D12C1BB012A bank will be in the idle state.
- 6.Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8.Not bank-specific reset command is achieved through Mode Register Write command.
- 9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10.A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.
- 11. The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
- 12.A Write command may be applied after the completion of the Read burst; otherwise, a BST must be used to end the Read prior to asserting a Write command.
- 13Not bank-specific. Burst Terminate (BST) command affects the most recent read/write burst started by the most recent Read/Write command, regardless of bank.
- 14.A Read command may be applied after the completion of the Write burst; otherwise, a BST must be used to end the Write prior to asserting a Read command.
- 15. If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.

2022-07-27 10:22

users.

D12C1BB0124FB5 **Everything for Memory** 31 / 75 Longsys Copyright



[Table 14] Current State Bank n - Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	NOTES	
Any	NOP	Continue previous operation	Current State of Bank m		
Idle	Any	Any command allowed to Bank m	-	18	
	Activate	Select and activate row in Bank m	Active	7	12
	Read	Select column, and start read burst from Bank m	Reading	C18BB) 7 6
	Write	Select column, and start write burst to Bank m	Writing 1	8	
	Precharge	Deactivate row in bank or banks	Precharging	9	
Row Activating, Active, or Precharging	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	10, 11, 13	
1 recliding	BST	Read or Write burst terminate an ongoing Read/Write from/to Bank m	Active	18	
	Read	Select column, and start read burst from Bank m	Reading	8	
Reading	Write	Select column, and start write burst to Bank m	Writing	8, 14	
(Autoprecharge	Activate	Select and activate row in Bank m	Active		
disabled)	Precharge	Deactivate row in bank or banks	Precharging	9	
- 27	Read	Select column, and start read burst from Bank m	Reading	8, 16	
Writing	Write	Select column, and start write burst to Bank m	Writing	8	
(Autoprecharge	Activate	Select and activate row in Bank m	Active		
disabled)	Precharge	Deactivate row in bank or banks	Precharging	9	
	Read	Select column, and start read burst from Bank m	Reading	8, 15	
Reading with	Write	Select column, and start write burst to Bank m	Writing	8, 14, 15	BC
Autoprecharge	Activate	Select and activate row in Bank m	Active	. 001)	PDI
p	Precharge	Deactivate row in bank or banks	Precharging \	9	
	Read	Select column, and start read burst from Bank m	Reading	8, 15, 16	
Writing with	Write	Select column, and start write burst to Bank m	Writing	8, 15	
Autoprecharge	Activate	Select and activate row in Bank m	Active		
	Precharge	Deactivate row in bank or banks	Precharging	9	
Power On	Reset	Begin Device Auto-Initialization	Resetting	12, 17	
Resetting	MRR	Read value from Mode Register	Resetting MR Reading		

Notes:

- 1. The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Self Refresh or Power Down.
- 2.All states and sequences not shown are illegal or reserved.
- 3. Current State Definitions:
- -Idle: the bank has been precharged, and tRP has been met.
- -Active: a row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.
- -Reading: a Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- -Writing: a Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4.Refresh, Self-Refresh, and Mode Register Write commands may only be issued when all bank are idle.
- 5.A Burst Terminate (BST) command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:
- -Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has

马控

usel

users.



been met, the bank will be in the Idle state.

- -Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.
- -Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has
- -MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.
- 7.tRRD must be met between Activate command to Bank n and a subsequent Activate command to Bank m.
- 8.Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.
- 9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10.MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when tRCD is met.)
- 11.MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when tRP is met.
- 12. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 13. The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating
- 14.A Write command may be applied after the completion of the Read burst, otherwise a BST must be issued to end the Read prior to asserting a Write command.
- 15.Read with Auto Precharge enabled or a Write with Auto Precharge enabled may be followed by any valid command to other banks provided that the timing restrictions in Precharge & Auto Precharge clarification on Timing spec are followed.
- 16.A Read command may be applied after the completion of the Write burst, otherwise, a BST must be issued to end the Write prior to asserting a Read command.

33 / 75

- 17. Reset command is achieved through Mode Register Write command.
- 18.BST is allowed only if a Read or Write burst is ongoing. 2022-07-27

2022-07-27 10:22

D12CIBB0124FB5 **Everything for Memory**

30124FB5



4.3 Data mask truth table

Table 15 DM truth table provides the data mask truth table.

Write enable L Valid Write inhibit H X	L	1						
Write inhibit H X		L		Valid			1	200
	Н	Н		Х			1,00	IRD
						AS	3010	
:Used to mask write data, provided coincident with the corresponding data.	ded coinc	incident w	with the corr	esponding data	a 6	rs.		

2022-07-27 10:22

users. A8D12C1BB0124

2022-07-27 10:22

users.

2022-07-27 10:22

D12C1BB0124FB5

30124FB5

Everything for Memory 34 / 75 Longsys Copyright



ABSOLUTE MAXIMUM DC RATINGS

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

[Table 16] Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.3	V	2
VDD2 supply voltage relative to VSS	VDD2	-0.4	1.6	V	2,4
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.6	V	2,3
Voltage on any ball relative to VSS	VIN, VOUT	-0.4	1.6	V	
Storage Temperature	TSTG	-55	125	$^{\circ}$ C	5

Notes:

30124FB5

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

2.See "Power-Ramp" section in "Power-up, Initialization, and Power-Off" on [Command Definition & Timing Diagram] for users. A8D12C1BB012A relationships between power supplies.

3.VRefDQ ≤ 0.6 × VDDQ; however, VRefDQ may be ≥ VDDQ provided that VRefDQ ≤ 300mV.

4.VRefCA ≤ 0.6 × VDD2; however, VRefCA may be ≥ VDD2 provided that VRefCA ≤ 300mV.

5.Storage Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard.

2022-07-27 10:22

users.

2022-07-27 10:22

35 / 75

D12CIBB0124FB5

Everything for Memory



AC & DC OPERATING CONDITIONS

users. A8D12C1BB012AFR Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

6.1 Recommended DC Operating Conditions

[Table 17] Recommended LPDDR2 DC Operating Conditions

Trade 17 Recommended in DDR2 DO Operating Conditions											
Symbol	LPDDR2			DRAM	Unit						
	Min	Тур	Max	DRAIN	Unit						
VDD1	1.70	1.80	1.95	Core Power1	V						
VDD2	1.14	1.20	1.3	Core Power2	V						
VDDQ	1.14	1.20	1.3	I/O Buffer Power	V						

Notes:

1. VDD1 uses significantly less power than VDD2.

6.2 Input Leakage Current

Symbol	Min	Max	Unit	Notes
ΙL	-2	25.	8))) uA	2
		users		
IVREF	-1	1	uA	1
	IL.	IL -2	1L -2 1Se ² S. A	IL -2 25. 1801

Notes:

- 1. The minimum limit requirement is for testing purposes. The leakage current on VRefCA and VRefDQ pins should be
- 2. Although DM is for input only, the DM leakage shall match the DQ and DQS/DQS# output leakage specification.

6.3 Operating Temperature Range

[Table 19] Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit	
Standard	TOPER	-40	85	°	
Extended	IOPER	85	105	C	

Notes:

1. Operating Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard.

2. Either the device case temperature rating or the temperature sensor (See "Temperature Sensor" on [Command Definition & Timing Diagram]) may be used to set an appropriate refresh rate(SDRAM), determine the need for AC timing derating(SDRAM) and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C

Everything for Memory 36 / 75 Longsys Copyright



AC AND DC INPUT MEASUREMENT LEVELS

7.1 AC and DC Logic Input Levels for Single-Ended Signals

7.1.1 AC and DC Input Levels for Single-Ended CA and CS_n Signals

7.1 AC and [DC Logic Input Levels for S	Single-Ended	Signals		
7.1.1 AC and	d DC Input Levels for Single	e-Ended CA ខ	and CS_n Sig	gnals	12C1BB
Table 20] Single	-Ended AC and DC Input Levels for CA a	nd CS# inputs	ک می	A8D	120-
Symbol	Doromotor	LPDDR2-1066 t			
Symbol	Parameter	Min	Max	Unit	Notes
V _{IHCA} (AC)	AC input logic high	Vref + 0.220	Note 2	V	1,2
V _{ILCA} (AC)	AC input logic low	Note 2	Vref - 0.220	V	1,2
V _{IHCA} (DC)	DC input logic high	Vref + 0.130	VDD2	V	1
V _{ILCA} (DC)	DC input logic low	VSSCA	Vref - 0.130	V	1
V _{RefCA} (DC)	Reference Voltage for CA and CS# inputs	0.49 × VDD2	0.51 × VDD2	٧	3,4

Notes:

- For CA and CS# input only pins. VRef = VRefCA(DC).
- See Overshoot and Undershoot Specifications on page 37.
- users. A8D12C1BB012A The ac peak noise on VRefCA may not allow VRefCA to deviate from VRefCA(DC) by more than +/-1% VDD2 (for reference: approx. +/- 12 mV).
- 4. For reference: approx. VDD2/2 +/- 12 mV.

7.2 AC and DC Input Levels for CKE

[Table 21] Single-Ended AC and DC Input Levels for CKE

		12/1.			
Symbol	Parameter	Min	Max	Unit	Notes
V _{IHCKE}	CKE Input High Level	0.8 × VDD2	Note 1	V	1
V _{ILCKE}	CKE Input Low Level	Note 1	0.2 × VDD2	V	1

Notes:

7.2.1AC and DC Input Levels for Single-Ended Data Signals

[Table 22] Single-Ended AC and DC Input Levels for DQ and DM

1, 2	Unit	Max		Symbol Parameter LPDDR2-1066 to LPDDR2-533 Uni	
1 2		IVIAX	Min	Falametei	Symbol
', _	V	Note 2	Vref + 0.220	AC input logic high	V _{IHDQ} (AC)
1, 2	V	Vref - 0.220	Note 2	AC input logic low	V _{ILDQ} (AC)
1	V	VDDQ	Vref + 0.130	DC input logic high	V _{IHDQ} (DC)
1	V	Vref - 0.130	VSSQ	DC input logic low	V _{ILDQ} (DC)
3, 4	V	0.51 × VDDQ	0.49 × VDDQ	Reference Voltage for DQ, DM inputs	V _{RefDQ} (DC)
	V	Vref - 0.130	VSSQ	DC input logic low	V _{ILDQ} (DC)

Longsys Copyright

users.

37 / 75 **Everything for Memory**

^{1.} See Overshoot and Undershoot Specifications on page 37.



Notes:

- 1.For DQ input only pins. Vref = VRefDQ(DC).
- 2. See Overshoot and Undershoot Specifications on page 37.
- 3. The ac peak noise on VRefDQ may not allow VRefDQ to deviate from VRefDQ(DC) by more than +/-1% VDDQ (for reference: approx. +/-12 mV).
- 4. For reference: approx. VDDQ/2 +/- 12 mV.

users. A8D12C1BB012AFP

受控

2022-07-27 10:22

users. A8D12C1BB012A

受控

2022-07-27 10:22

users.

受控

2022-07-27 10:22

D12C1BB0124FB5

30124FB5

Everything for Memory 38 / 75 Longsys Copyright



AC AND DC OUTPUT MEASUREMENT LEVELS

8.1 Single Ended AC and DC Output Levels

	gle Ended AC and DC Output Level				20
	shows the output levels used for measurem Single-ended AC and DC Output Levels	ients of	f single ended signals.	D120	CIBBO
Symbol	Parameter	Parameter		Unit	Notes
V _{OH} (DC)	DC output high measurement level (for IV curve lin	0.9 × V _{DDQ}	V	1	
V _{OL} (DC)	DC output low measurement level (for IV curve linearity)		0.1 × V _{DDQ}	V	2
V _{OH} (AC)	AC output high measurement level (for output slev	v rate)	V _{Ref} DQ+ 0.12	V	
V _{OL} (AC)	AC output low measurement level (for output slew	v rate)	V _{Ref} DQ- 0.12	V	
1	Output Leakage current (DQ, DM, DQS, DQS#) (DQ,	Min	-5	uA	
102	DQS, DQS #are disabled; OV ≤ VOUT ≤ VDDQ	Max	5	uA	
MM _{PUPD}	Delta RON between pull-up and pull-down for	Min	-15	%	
INIINIPUPD	DQ/DM	Max	15	%	

1. IOH = -0.1 mA.

2. IOL = 0.1 mA.

8.2 Differential AC and DC Output Levels

A8D12C1BB012A Table 24 shows the output levels used for measurements of differential signals (DQS, DQS#).

[Table 24] Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-533	Unit	Notes
V _{OHdiff} (AC)	AC differential output high measurement level (for output SR)	+ 0.20 × VDDQ	٧	
V _{OLdiff} (AC)	AC differential output low measurement level (for output SR)	- 0.20 × VDDQ	٧	

1) IOH = -0.1mA. 2) IOL = 0.1mA

2) IOL = 0.1mA. 30124FB5

2022-07-27 10:22

D12C1BB0124FB5 **Everything for Memory** 39 / 75 Longsys Copyright

users.



8.3 Overshoot and Undershoot Specifications

[Table 25] AC Overshoot/Undershoot Specification.

Parameter		1066	800	667	533	Units
Maximum peak amplitude allowed for overshoot area.	Max		0.	35		V
Maximum peak amplitude allowed for undershoot area.	Max		0.	35	180	12C1BB
Maximum area above VDD.	Max	0.15	0.20	5 0.24 S	0.30	V-ns
Maximum area below VSS.	Max	0.15	0.20	0.24	0.30	V-ns

(CA0-9, CS#, CKE, CK, CK#, DQ, DQS, DQS#, DM)




Figure 8-1 Overshoot and Undershoot Definition

Notes:

- 1.For CA0-9, CK, CK#, CS#, and CKE, VDD stands for VDD2. For DQ, DM, DQS, and DQS#, VDD stands for VDDQ.
- 2.For CAO-9, CK, CK#, CS#, and CKE, VSS stands for VSSCA. For DQ, DM, DQS, and DQS#, VSS stands for VSSQ.
- 3. Maximum peak amplitude values are referenced from actual VDD and VSS values.
- 4. Maximum area values are referenced from maximum operating VDD and VSS values

2022-07-27 10:22

D12C1BB0124FB5 **Everything for Memory** 40 / 75 **Longsys Copyright**

users.



INPUT/OUTPUT CAPACITANCE

[Table 26] Input/output capacitance

Parameter	Symbol		LPDDR2 1066-533	Units	Notes	17.7
was to a manifest and OV.	0014	Min	1.0	pF	0 (1,200)	U -
nput capacitance, CK and CK#	CCK	Max	3.0	PE)	1,2	
nnut conscitance delta CV and CV#	CDCK	Min	0.03613	pF	1,2,3	
nput capacitance delta, CK and CK#	CDCK	Max	0.20	pF	1,2,3	
nnut conscitones all other input only pins	CI P	Min	1.0	pF	1,2,4	
nput capacitance, all other input-only pins	CI 1	Max	3.0	pF	1,2,4	
nnut canacitanae delte all ether innut anlunina	CDI	Min	-0.5	pF	1,2,5	
nput capacitance delta, all other input-only pins	CDI	Max	0.5	pF	1,2,5	
nput/output capacitance, DQ, DM, DQS, DQS#	CIO	Min	1.25	pF	1,2,6,7	
input/output capacitance, bQ, bM, bQS, bQS#	CIO	Max	3.5	pF	1,2,6,7	
nput/output capacitance delta, DQS, DQS#	CDDQS	Min	0.0	pF	1,2,7,8	
iput/output capacitance delta, bq5, bq5#	CDDQS	Max	0.25	pF	1,2,7,8	
nnut/outnut conscitones delta DO DM	CDIO	Min	-0.5	pF	1,2,7,9	2BO1
nput/output capacitance delta, DQ, DM	CDIO	Max	0.5	pF	1,2,7,9	BBU
		Min	0.0	pF	1,2	
nput/output capacitance ZQ Pin	CZQ	Max	3.5	v SpF AC	1,2	

Notes:

1. This parameter applies to both die and package.

2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSCA, VSSQ applied and all other pins floating.

3.Absolute value of CCK - CCK#

4.CI applies to CS#, CKE, CA0-CA9.

 $5.CDI = CI - 0.5 \times (CCK + CCK\#)$

6.DM loading matches DO and DOS.

7.MR3 I/O configuration DS OP3-OP0 = 0001B (34.3 Ohm typical)

8. Absolute value of CDQS and CDQS#.

9.CDIO = CIO - 0.5 × (CDQS + CDQS#) in byte-lane.

D12CIBB0124FB5

users.

Everything for Memory 41 / 75 Longsys Copyright

2022-07-27 10:22



10.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS

10.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables:

LOW: VIN ≤ VIL(DC) MAX HIGH: VIN ≥VIH (DC) MIN

A8D12C1BB012AFR STABLE: Inputs are stable at a HIGH or LOW level SWITCHING: See Table 27 and Table 28.

[Table 27] Definition of Switching for CA Input Signals

[Tub	ie 27] Deriilition	or owncoming to	oz input oig		JAVI.				
		1	T	Switching for	r CA	T	1	T	
	CK (RISING) / CK# (FALLING)			CK (FALLING) / CK# (RISING)					
Сус	le	NO:24	N	l+1	N	l+2	N	l+3	
CS	# 7-27 н	IGH	H	IGH	Н	IGH	Н	IGH	
9CA	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH	
CA	1 HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH	
CA	2 HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH	
CA	3 HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH	B012
CA	4 HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH	DD
CA	5 HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH	
CA	5 HIGH	LOW	LOW	LOW	LOW	HIGH 11	SCHIGH	HIGH	
CA	7 HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH	
CA	3 HIGH	LOW	LOW	LOW	Low	HIGH	HIGH	HIGH	
CA	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH	

Notes:

2022-07-27 10:22

D12CIBB0124FB5

users.

Everything for Memory 42 / 75 Longsys Copyright

^{1.}CS# must always be driven HIGH.

^{2.50%} of CA bus is changing between HIGH and LOW once per clock for the CA bus.

^{3.} The above pattern (N, N+1, N+2, N+3...) is used continuously during IDD measurement for IDD values that require SWITCHING on the CA 30124FB5



[Table 28] Definition of Switching for IDD4R

Clock	CKE	CS#	Clock Cycle Number	Command	CA0-CA2	CA3-CA9	All DQ	
Rising	HIGH	LOW	N	Read_Rising	HLH	LHLHLHL	L	
Falling	HIGH	LOW	N	Read_Falling	LLL	LLLLLLL	L	
Rising	HIGH	HIGH	N + 1	NOP	LLL	LLLLLLL	Н	124F
Falling	HIGH	HIGH	N + 1	NOP	HLH	HLHLLHL	CIBBI) 1 -
Rising	HIGH	LOW	N + 2	Read_Rising	HLH	HLHLCHL	Н	
Falling	HIGH	LOW	N + 2	Read_Falling	LLL	СЭННИННН	Н	
Rising	HIGH	HIGH	N + 3	NOP	rifi ₂₀	ннннннн	Н	
Falling	HIGH	HIGH	N + 3	NOP	HLH	LHLHLHL	L	

Notes:

1.Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

2. The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4R.

[Table 29] Definition of Switching for IDD4W

_	[Table 23]	DCIIIIIIO	ii oi omitoi	ing for ibbatt					
\cap	Clock	CKE	CS#	Clock Cycle Number	Command	CA0-CA2	CA3-CA9	All DQ	
	Rising	HIGH	LOW	N	Write_Rising	HLL	LHLHLHL	L	
	Falling	HIGH	LOW	N	Write_Falling	LLL	LLLLLL	L	
	Rising	HIGH	HIGH	N + 1	NOP	LLL	LLLLLL	Н	B012
	Falling	HIGH	HIGH	N + 1	NOP	HLH	HLHLLHL	13C7)D
	Rising	HIGH	LOW	N + 2	Write_Rising	HLL	HLHLLHL	Н	
	Falling	HIGH	LOW	N + 2	Write_Falling	LLL 11	5 СИНИНИНН	Н	
	Rising	HIGH	HIGH	N + 3	NOP	LLL	ннннннн	Н	
	Falling	HIGH	HIGH	N + 3	NOP	HLH	LHLHLHL	L	

Notes:

1.Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

2.Data masking (DM) must always be driven LOW.

3. The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4W.

30124FB5

users.

受控

2022-07-27 10:22

D12C1BB012AFB5

Everything for Memory

43 / 75

Longsys Copyright





10.2 IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the standard range.

[Table 30] LPDDR2 IDD Specification Parameters and Operating Condition

Parameter/Condition	Symbol	Power Supply	Units	Notes
perating one bank active-precharge current (SDRAM) :	IDD0 ₁	VDD1	mA	3
CK = ^t CK(avg)min ^{; t} RC ^{= t} RCmin [;] KE is HIGH;	IDD02	VDD2 ~ S	mA	3
S# is HIGH,		11501		
A bus inputs are SWITCHING; ata bus inputs are STABLE	IDD0IN	VDD2 + VDDQ	mA	3,4
le power-down standby current:	IDD2P1	VDD1	mA	3
CK = t CK(avg)min; KE is LOW;	IDD2P ₂	VDD2	mA	3
S# is HIGH; Il banks/RBs idle; A bus inputs are SWITCHING; ata bus inputs are STABLE	IDD2P _{IN}	VDD2 + VDDQ	mA	3,4
lle power-down standby current with clock stop:	IDD2PS ₁	VDD1	mA	3
Ķ ≘LOW, CK# =HIGH; KE¹is LOW;	IDD2PS ₂	VDD2	mA	3
S# is HIGH; I banks/RBs idle; A bus inputs are STABLE; ata bus inputs are STABLE	IDD2PS _{IN}	VDD2 + VDDQ	mA	3,4
lle non power-down standby current:	IDD2N ₁	VDD1	mA	3(1)
:K = [¶] CK(avg)min [;] KE is HIGH;	IDD2N ₂	VDD2	mA\8	3
# is HIGH; banks/RBs idle; bus inputs are SWITCHING; ta bus inputs are STABLE	IDD2N _{IN}	VDD2 + VDDQ	mA	3,4
lle non power-down standby current with clock stop:	IDD2NS ₁	VDD1	mA	3
<=LOW, CK#=HIGH; KE is HIGH;	IDD2NS ₂	VDD2	mA	3
S# is HIGH; I banks/RBs idle; A bus inputs are STABLE; Data bus inputs are STABLE	IDD2NS _{IN}	VDD2 + VDDQ	mA	3,4

30124FB5

users.

2022-07-27 10:22

44 / 75

D12C1BB0124FB5 Everything for Memory

Longsys Copyright



	Symbol	Power Supply	Units	Notes
Active power-down standby current:	IDD3P ₁	VDD1	mA	3
^t CK ^{= t} CK(avg)min [;] CKE is LOW;	IDD3P ₂	VDD2	mA	3
CS# is HIGH; One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3P _{IN}	VDD2 + VDDQ	mA	3,4
Active power-down standby current with clock stop:	IDD3PS ₁	VDD1	mA 1	D.C. 3
CK=LOW, CK#=HIGH;	IDD3PS ₂	VDD2	mA	3
CKE is LOW; CS #is HIGH;	15501 02	Cers	уни	3
One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3PS _{IN}	VDD2 + VDDQ	mA	3,4
Active non power-down standby current:	IDD3N ₁	VDD1	mA	3
^t CK ^{= t} CK(avg)min [;] CKE is HIGH;	IDD3N ₂	VDD2	mA	3
CS# is HIGH; One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3N _{IN}	VDD2 + VDDQ	mA	3,4
Active non power-down standby current with clock stop:	IDD3NS ₁	VDD1	mA	3
CK=LOW, CK#=HIGH; CKE is HIGH; CS# is HIGH;	IDD3NS ₂	VDD2	mA	3
One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3NS _{IN}	VDD2 + VDDQ	mA	3,4
Operating burst read current:	IDD4R ₁	VDD1	mA	3()
^t CK ^{= t} CK(avg)min [;]	IDD4R ₂	VDD2	mA\ 8	3
CS# is HIGH between valid commands; One bank/RB active;	IDD4R _{IN}	VDD2	SmA	3
One bank Rb active, BL = 4; RL = RLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4R _Q	VDDQ	mA	3,6
Operating burst write current:	IDD4W ₁	VDD1	mA	3
t _{CK} = t _{CK(avg)min} ;	IDD4W ₂	VDD2	mA	3
CS is HIGH between valid commands; One bank/RB active; BL = 4; WL = WLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4W _{IN}	VDD2 + VDDQ	mA	3,4
All Bank Refresh Burst current:	IDD5 ₁	VDD1	mA	3
^t CK ^{= t} CK(avg)min [;]	IDD5 ₂	VDD2	mA	3
CKE is HIGH between valid commands; tRC = tRFCabmin; Burst refresh; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5 _{IN}	VDD2 + VDDQ	mA	3,4
All Bank Refresh Average current:	IDD5AB ₁	VDD1	mA	3
tCK = tCK(avg)min;	IDD5AB ₂	VDD2	mA	3
CKE is HIGH between valid commands; tRC = tREFI; CA bus inputs are SWITCHING;	IDD5AB _{IN}	VDD2 + VDDQ	mA	3,4
Data bus inputs are STABLE; Per Bank Refresh Average current:	IDD5PB ₁	VDD1	ure A	1.0
Per Bank Refresh Average current: tCK = tCK(avg)min; CKE is HIGH between valid commands:		VDD1	mA	1,3
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	IDD5PB ₂	VDD2	mA	1,3
t _{RC} = t _{REFI} /8; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5PB _{IN}	VDD2 + VDDQ	mA	1,3,4
BRAT				





Parameter/Condition	Symbol	Power Supply	Units	Notes	
Self refresh current (Standard Temperature Range):	IDD6 ₁	VDD1	mA	2,3,8,9	
CK=LOW,CK#=HIGH;	IDD6 ₂	VDD2	mA	2,3,8,9	
CKE is LOW;					۸۲
CA bus inputs are STABLE; Data bus inputs are STABLE; Maximum 1x Self-Refresh Rate;	IDD6 _{IN}	VDD2 + VDDQ	mA	2,3,4,8,9	124
Deep Power-Down current:	IDD8 ₁	VDD1	QuA) L	3,11,10	
CK=LOW,CK#=HIGH; CKE is LOW;	IDD8 ₂	VDD2 S	uA	3,11,10	
CA bus inputs are STABLE; Data bus inputs are STABLE;	IDD8 _{IN}	VDD2 + VDDQ	uA	3,4,11,10	

Notes:

30124FB5

- 1.Per Bank Refresh only applicable for LPDDR2 devices of 1Gb or higher densities.
- 2. This is the general definition that applies to full array Self Refresh. Refer to Table 32, IDD6 Partial Array Self-Refresh Current for details of Partial Array Self Refresh IDD6 specification.
- 3.IDD values published are the maximum of the distribution of the arithmetic mean.
- 4. Measured currents are the summation of VDDO and VDD2.
- 5. To calculate total current consumption, the currents of all active operations must be considered.
 - 6. Guaranteed by design with output load of 5pF and RON=400hm.
 - 7.IDD current specifications are tested after the device is properly initialized.
 - 8.In addition, supplier data sheets may include additional Self Refresh IDD values for temperature subranges within the
 - standard or Extended Temperature Ranges.

 9.1x Self-Refresh Rate is the rate at which the LPDDR2 device is refreshed internally during Self-Refresh before going into the Extended Temperature range.

 10.DPD (Deep Power Down) function is an optional feature, and it will be enabled upon request.

2022-07-27 10:22

users.

2022-07-27 10:22

D12CIBB0124FB5





10.3IDD Spec Table

[Table 31] IDD Specification for 1Gb LPDDR2

		Symbol		Power Supply		VDD2=	1		Units
		Oymboi		i ower ouppry	1066Mbps	800Mbps	667Mbps	533Mbps	Onits
		IDD0 ₁		VDD1	6	6	6	6	mA3
	IDD0	IDD02		VDD2	43	41	39	38 \ ?	mA
		IDD0 _{IN}		VDD2 + VDDQ	0.1	0.1	0.1	0.1	mA
			25°C				1256		
		IDD2P ₁	85°C	VDD1	- 34		0.2		mA
			105°C		好好		1.5		
	IDDAD	IDDADa	25°C	\/DD0	7-1		31		
	IDD2P	IDD2P ₂	85°C	VDD2			.3		mA
		20	105°C 25°C				.01		
		IDD2PIN	85°C	VDD2 + VDDQ			.05		
	7-7	7	105°C	1552 1 1554).1		mA
	22-01		25°C				.12		
0,	44	IDD2PS ₁	85°C	VDD1			1.2		mA
			105°C			0	1.5		
			25°C			0.	.31		mA\
	IDD2PS	IDD2PS ₂	85°C	VDD2			.65		mA\ \
			105°C				.3	To .	1502
		IDDADA	25°C				.01	Van	
		IDD2PS _{IN}	85°C	VDD2 + VDDQ			05 1501	(2.	mA
		IDD2N ₁	105°C	VDD1	1	1	1	1	mA
	IDD2N	IDD2N ₁		VDD1	15	14	13	12	
	IDDZN	IDD2N ₂							mA
		IDD2NS		VDD2 + VDDQ VDD1	0.1	0.1	0.1	0.1	mA
	IDD2NS	IDD2NS		VDD2	9	9	9	9	mA
	ואסמון	IDD2NS _I	4	VDD2 + VDDQ	0.1.	0.1	0.1	0.1	mA mA
	\cap	IDD3P1		VDD2 + VDDQ VDD1	2	2	2	2	
	o E IDDSD	IDD3P ₁							mA
F	35 IDD3P	IDD3P _I N		VDD2 VDD2 + VDDQ	0.1	0.1	0.1	0.1	mA mA
		IDD3PS		VDD2 + VDDQ VDD1	2	2	2	2	mA mA
	IDD3PS	IDD3PS		VDD1	6	6	6	4 76	
	פאנעעו	IDD3PS ₂		VDD2 VDD2 + VDDQ		0.1	0.1		mA
		IDD3P3			0.1	2		0.1	mA
	IDDAN			VDD1	2		2	2	mA
	IDD3N	IDD3N ₂		VDD2	17	16	15	14	mA
		IDD3NIV		VDD2 + VDDQ	2-0.1	0.1	0.1	0.1	mA
	IDDC	IDD3NS		VDD1	2	2	2	2	mA
	IDD3NS	IDD3NS	4.6	VDD2	11	11	11	11	mA
ļ		IDD3NS _H	N	VDD2 + VDDQ	0.1	0.1	0.1	0.1	mA

D12C1BB0124FB5

画控

Everything for Memory 47 / 75 Longsys Copyright

+77



	c	Symbol		Power Supply		VDD2=1.2	V		Units
	•	Syllibol		Power Supply	1066Mbps	800Mbps	667Mbps	533Mbps	Ullits
		IDD4R	1	VDD1	2	2	2	2	mA
	IDD4R	IDD4R	2	VDD2	146	121	106	96	mA
		IDD4R0	2	VDDQ	170	130	110	100	mA
		IDD4W	1	VDD1	2	2	2	2	mA
	IDD4W	IDD4W	2	VDD2	145	120	105	95	mA
		IDD4W _I	N	VDD2 + VDDQ	15	15	15 ~ 5	15	mA
		IDD5 ₁		VDD1	30	30	11.530	30	mA
	IDD5	IDD5 ₂	!	VDD2	110	110	110	110	mA
		IDD5 _{IN}	١	VDD2 + VDDQ	0.1	0.1	0.1	0.1	mA
		IDD5AE	³ 1	VDD1	3	3	3	3	mA
	IDD5AB	IDD5AE	32	VDD2	22	22	22	22	mA
		IDD5AB	in	VDD2 + VDDQ	0.1	0.1	0.1	0.1	mA
		IDD5PE	B1	VDD1	3	3	3	3	mA
	IDD5PB	IDD5PE	32	VDD2	30	30	30	30	mA
O,	IDD5PB	IDD5PB	IN	VDD2 + VDDQ	0.1	0.1	0.1	0.1	mA
			25°C			0.	15		
		IDDC -	85°C	VDD1		C).4		mA
		IDD6 ₁	105°C			2	2.0		. 1
			25°C			0.	26		112CI
	IDD6	IDD62	85°C	VDD2		1	.4	A81	mA
		.2232	105°C					rs.	
			25°C				.01		
		IDD6IN	85°C	VDD2 + VDDQ	- Sign	المرازية الم	.05		mA
			105°C		Z		0.1		
			45°C	- VDD1			00		
		IDD8 ₁	85°C	2VDD1			00		uA
			105°C 45°C	<i>S</i> -			00 00		
	IDD8	202-01	85°C	VDD2			00		1
	1550	IDD82	105°C	1 7552			00		uA
7	35		45°C				00		
7.	טע		85°C	VDD2 + VDDQ			00		uA \
		IDD8 _{IN}	105°C	1			00		uA \

受控

2022-07-27 10:22

D12C1BB0124FB5

Everything for Memory 48 / 75 Longsys Copyright





[Table 32] IDD6 Partial Array Self-Refresh Current

_	Parameter			1Gb LPDDR2		l luit	
	rarameter		25℃	85℃	105℃	Unit	
		VDD1	150	400	2000		
	Full Array	VDD2	260	1400	6600	uA	- 15
		VDD2 + VDDQ	10	50	100	-10((124)
		VDD1	148	380	1900	1 Bp.) -
	1/2 Array	VDD2	235	1180	5650	uA	
IDD6 Partial Array Self-Refresh Current (max)		VDD2 + VDDQ	10	50	100	u, t	
ben herresh barrent (max) =		VDD1	147	375	1850		
	1/4 Array	VDD2	220	1050	5100	uA	
		VDD2 + VDDQ	110	50	100	u/ t	
		VDD1	147	370	1830		
	1/8 Array	VDD2	210	990	4800	uA	
		VDD2 + VDDQ	10	50	100	uД	

2022-07-27 10:22

users. A8D12C1BB012A

受控

2022-07-27 10:22

users.

受控

2022-07-27 10:22

D12C1BB0124FB5

30124FB5

Everything for Memory 49 / 75 Longsys Copyright





11.0 ELECTRICAL CHARACTERISTICS AND AC TIMING

11.1LPDDR2 Refresh Requirements by Device Density

Parameter		Symbol	1 Gb	Unit	0124
umber of Banks			8 48	01-	
efresh Window ase ≤ 85°C		[†] REFW	1156325	ms	
efresh Window °C ≤ Tcase ≤ 105°C		†REFW	8	ms	
equired number of EFRESH commands (min)		R	4,096		
verage time	REFab	^t REFI	7.8	us	
etween REFRESH commands or reference only) ase ≤ 85°C	REFpb	^t REFlpb	0.975	us	
verage time	REFab	^t REFI	1.95	us	
etween REFRESH commands or reference only) °C ≤ Tcase ≤ 105°C	REFpb	^t REFlpb	0.244	us	
efresh Cycle time		^t RFCab	130	ns	
er Bank Refresh Cycle time		[†] RFCpb	60	ns	
urst Refresh Window 4 × 8 × t _{RFCab}		^t REFBW	4.16	us	BB01
			users.	180120	

Notes:



users.

2022-07-27 10:22

D12C1BB0124FB5

Everything for Memory 50 / 75 Longsys Copyright



11.2AC Timings

Table 341 I PDDR2 AC Timing Table

Parameter	Symbol	min max	min tCK			DR2		Unit
Faianietei	Зуппоп	Шах	tok	1066	800	667	533	Oilit
Max. Frequency ⁴⁾		~		533	400	333	266	MHz
	(Clock Tim	ing				10	CIRD
Average Clock Period	tCK(avg)	min		1.875	2.5	3.0	3.75	
Average Glock Feriou	(CK(uvg)	max			1	00-5-5	70.	ns
Average high pulse width	t _{CH} (avg)	min			U.So.	45		tCK(avg)
Average night pulse width	(CH(avg)	max	- 34		0.	.55		ick(avg)
Average low pulse width	tCL(avg)	min	马纶		0.	.45		tCK(avg)
Average low pulse width	(CL(dvg)	max	<i>Y</i> -1		0.	.55		tor(avg)
Absolute Clock Period	tCK(aps)	min		tC	K(avg)min -	+ tJIT(per),ı	min	ps
Absolute clock HIGH pulse width	tCH(abs),	min			0.	43		tCK(avg)
(with allowed jitter)	allowed	max			0.	.57		ick(avy)
Absolute clock LOW pulse width	tCL(abs),	min			0.	.43		tCK(avg)
(with allowed jitter)	allowed	max			0.	.57		ick(avg)
Clock Period Jitter (with allowed jitter)	tJIT(per),	min		-90	-100	-110	-120	ne
Glock Feriou Sitter (with allowed jitter)	allowed	max		90	100	110	120	ps
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	tJIT(cc), allowed	max		180	200	220	240	ps
					tCH(abs),m			ps 1
Duty cycle Jitter (with allowed jitter)	+ 11=(411+11)	min		(tCL(abs),min - tCL(avg),min)) >	tCK(avg)	10C1
July of the time (time and the supplies)	tJIT(duty), allowed	max			.max - t _{CL} (ps
	tERR(2per),	min		-132	-147	-162	-177	
Cumulative error across 2 cycles	allowed	max		> 132	147	162	177	ps
	tERR(3per),	min	ST.	-157	-175	-192	-210	
Cumulative error across 3 cycles	allowed	max	-	157	175	192	210	ps
	tERR(4per),	min		-175	-194	-214	-233	
Cumulative error across 4 cycles	allowed	max		175	194	214	233	ps
= 27	tERR(5per),	min		-188	-209	-230	-251	
Cumulative error across 5 cycles	allowed	max		188	209	230	251	ps
2044	tERR(6per),	min		-200	-222	-244	-266	
Cumulative error across 6 cycles	allowed	max		200	222	244	266	ps
Cumulative error across 7 cycles	tERR(7per),	min		-209	-232	-256	-279	DC.
Cumulative endi actoss / cycles	allowed	max		209	232	256	279	ps
Cumulative error across 8 cycles	tERR(8per),	min		-217	-241	-266	-290	ps
ournalitive error across o cycles	allowed	max		217	241	266	290	μs
Cumulative error across 9 cycles	tERR(9per),	min		-224	-249	-274	-299	ps
outhdiative error across 9 cycles	allowed	max		224	249	274	299	μs
Cumulative error across 10 cycles	tERR(10per),	min		-231	-257	-282	-308	ps
Samulative error deross to cycles	allowed	max	4	231	257	282	308	μs
Cumulative error across 11 cycles	tERR(11per),	min		-237	-263	-289	-316	ps
Garrialative error across 11 cycles	allowed	max		237	263	289	316	μs
Cumulative error across 12 cycles	tERR(12per),	min		-242	-269	-296	-323	ps
Sumulative citor across 12 cycles	allowed	max		242	269	296	323	μs
BB0124FB5								
		51 / 75					Longsys	



	Parameter	Symbol	min	min			DR2		Unit
	Falametei	Syllibol	max	tCK	1066	800	667	533	Unit
	Cumulative error across n = 13, 14 49, 50 cycles	t _{ERR} (nper), allowed	min max		tERR(npe	r),allowed, ktJIT(per), a r),allowed, i tJIT(per), a	allowed, mi max = (1 +	n 0.68ln(n))	- ps
		ZQ Cal	ibration P	arameters					DB
	Initialization Calibration Time	^t ZQINIT	min			-	1	-19	us
	Full Calibration Time	^t ZQCL	min	6		36	50	81117	ns
	Short Calibration Time	^t zqcs	min	6		9	or S.	>	ns
	Calibration Reset Time	^t ZQRESET	min	3		11.55	0		ns
		Rea	d Parame	eters ¹¹⁾					
	DQS output access time from CK/CK#	[†] DQSCK	min	之了		25			ps
ŀ	DQSCK Delta Short 15)	tpocokpo	max		330	450	00 540	670	200
ŀ	DQSCK Delta Medium 16)	†DQSCKDS	max		680	900	1050		ps
ŀ	DQSCK Delta Medium (9)	†DQSCKDM	max		920			1350	ps
ŀ	DQS-CK Delta Long "	†DQSCKDL	max		200	1200 240	1400 280	1800 340	ps
ŀ	Data hold skew factor	t _{DQSQ}	max max		230	280	340	400	ps ps
þ	DQS Output High Pulse Width	tQSH	min		230	t _{CH} (abs		700	t _{CK} (avg)
ŀ	DQS Output Low Pulse Width	tQSL	min			t _{CL} (abs			t _{CK} (avg)
r	Data Half Period	tQHP	min			min(t _{QS}			t _{CK} (avg)
r	DQ / DQS output hold time from DQS	t _{QH}	min				- t _{QHS}		ps \1
	Read preamble ^{12), 13)}	tRPRE	min				.9	Ω_{0} .	t _{CK} (avg)
	Read postamble ^{12),14)}	tRPST	min			t _{CI} (abs	s) - 0.05 C	YSn	t _{CK} (avg)
	DQS low-Z from clock ¹²⁾	tLZ(DQS)	min			t _{DQSCK(M}	-01	<u>) </u>	ps
-	DQ low-Z from clock ¹²⁾	t _{LZ(DQ)}	min		tno	SCK(MIN) - (1		^^)	ps
H	DQS high-Z from clock ¹²⁾	tHZ(DQS)	max	E.	13	t _{DQSCK(M}		44)/	ps
H	DQ high-Z from clock ¹²⁾	tHZ(DQ)	max		tnoc	CK(MAX) + (1		44×1)	ps
	54 mgm 2 mont olook		te Parame	oters11)	DQS	CK(WAX)	DQSQ(N	//AA)/	
	DQ and DM input hold time (Vref based)	t _{DH}	min		210	270	350	430	ps
	DQ and DM input setup time (Vref based)	t _{DS}	min		210	270	350	430	ps
ŀ	DQ and DM input pulse width	tDIPW	min			0.:	 35		tCK(avg)
l	2		min				75		
	Write command to 1st DQS latching transition	^t DQSS	max			1.:	25		tCK(avg)
	DQS input high-level width	^t DQSH	min			0	.4		tCK(avg)
	DQS input low-level width	tDQSL	min			0	.4	43	tCK(avg)
	DQS falling edge to CK setup time	t _{DSS}	min			0	.2 定	なと	tCK(avg)
L	DQS falling edge hold time from CK	^t DSH	min			0	.2		tCK(avg)
L	Write postamble	tWPST	min			0	.4		tCK(avg)
L	Write preamble	tWPRE	min	2		0.:	35		tCK(avg)
L	0/5		Input Par	T			<u> </u>		10144
ľ	CKE min. pulse width (high and low pulse width)	t _{CKE} 2)	min	3	-		3		tCK(avg)
	CKE input setup time	t _{ISCKE} 3)	min				25		tCK(avg)
L	CKE input hold time	t _{IHCKE}	min			0.:	25		tCK(avg)
5	CKE input hold time 238012AFB0								



	Doromotor	Cumebal	min	min		LPD	DR2		
	Parameter	Symbol	max	tCK	1066	800	667	533	Unit
		Command Add	dress Inpu	ıt Paramet	ters ¹¹⁾				
	and control input setup time (Vref based)	1) t _{IS}	min		220	290	370	460	ps
Address	and control input hold time (Vref based)	1) ^t IH	min		220	290	370	460	ps
Addre	ss and control input pulse width	tIPW	min				0.40	. 0	t _{CK} (avg)
	E	Boot Parameter	s (10 MHz	z - 55 MHz	₂₎ 5),7),8)		Λ,	8D14	,0 -
	Clock Cycle Time	[†] CKb	max min	_		11 115 F	8		ns
	CKE Input Setup Time	†ISCKEb	min				.5		ns
	CKE Input Hold Time	[†] IHCKEb	min <	好党		2	.5		ns
Addre	ess & Control Input Setup Time	t _{ISb}	min	7-1		11	50		ps
Addr	ess & Control Input Hold Time	tIHb	min	-		11	50		ps
DQS Outp	ut Data Access Time from CK/CK#	^t DQSCKb	min	_			.0		ns
Data Strobe	e Edge to Output Data Edge tDQSQb -	t _{DQSQb}	max max	-			.2		ns
00-0	Data Hold Skew Factor	tQHSb	max	-		1.	.2		ns
0.22				arameters					
	REGISTER Write command period	tMRW	min	5		į	5		t _{CK} (avg)
Mode	Register Read command period	†MRR	min	2		2	2		tCK(avg)
		LPDDR2 SD	RAM Core	Paramete	ers ⁹⁾				-11
	Read Latency	RL	min	3	8	6	5	4	t _{CK} (avg)
	Write Latency	WL	min	1	4	3	2	280	tCK(avg)
ACTI	VE to ACTIVE command period	tRC	min				all-bank Pre per-bank Pr		ns
CKE min. pul	oulse width during Self-Refresh (low se width during Self-Refresh)	[†] CKESR	min	3	控	<u> </u>	5		ns
Self refres	sh exit to next valid command delay	txsr	min	2		tRFCa	b + 10		ns
Exit power	down to next valid command delay	(txP)	min	2		7.	.5		ns
I	_PDDR2 CAS to CAS delay	tCCD	min	2		2	2		tCK(avg)
Internal F	Read to Precharge command delay	t _{RTP}	min	2		7.	.5		ns
	RAS to CAS Delay	t _{RCD}	min	3		1	8		ns
Row	Precharge Time (single bank)	^t RPpb	min	3		1	8		ns
AFB5 Rov	w Precharge Time (all banks)	^t RPab 4-bank	min	3		1	8		ns
Rov	w Precharge Time (all banks)	^t RPab 8-bank	min	3		2	1	<i>27</i>	ns
	Davi Astiva Ties	tnic	min	3		4	2	TE TE	ns
	Row Active Time	^t RAS	max	-		7	0		us
	Write Recovery Time	t _{WR}	min	3		1	5		ns
Interna	l Write to Read Command Delay	twTR	min	2		7.	.5		ns
Ac	tive bank A to Active bank B	t _{RRD}	min	2		1	0		ns
F	our Bank Activate Window	tFAW	min	8		5	0		ns
Mini	mum Deep Power Down Time	t _{DPD}	min		<u> </u>	50	00		us
				•	•				•

D12C1BB0124FB5

盛控

user



Dougnation	Complete I	min	min		LPD	DR2			
Parameter	Symbol	max	tCK	1066	800	667	533	Unit	
	LPDDR2 T	emperatu	re De-Rati	ng					
tDQSCK De-Rating	tDQSCK (Derated)	max		5620		6000		ps	. 1
	tRCD (Derated)	min			tRCD -	+ 1.875		ns RB	124
	tRC (Derated)	min		tRA	S(derated)	+ tRP(dera	ited) 12	ns	
	tRAS (Derated)	min			tRAS	1.875		ns	
Core Timings Temperature De-Rating for SDRAM	tRP (Derated)	min	红蓉		tRP+	1.875		ns	
	tRRD (Derated)	min	X		tRRD -	+ 1.875		ns	

Notes:

1)Input set-up/hold time for signal(CA0 ~ 9, CS#)

27 10:22

- 2)CKE input setup time is measured from CKE reaching high/low voltage level to CK/CK# crossing.
- 3)CKE input hold time is measured from CK/CK# crossing to CKE reaching high/low voltage level.
- 4)Frequency values are for reference only. Clock cycle time (tCK) shall be used to determine device capabilities.
- defined in the Table 34, LPDDR2 AC Timing Table. Boot parameter symbols have the letter b appended, e.g. tCK during boot is tCKb.
- 6)Frequency values are for reference only. Clock cycle time (tCK or tCKb) shall be used to determine device capabilities.
- 7)The SDRAM will set some Mode register default values upon receiving a RESET (MRW) command as specified in
- 3.1 Mode Register Definition.
- 8)The output skew parameters are measured with Ron default settings into the reference load.
- 9)The min tCK column applies only when tCK is greater than 6ns for LPDDR2 devices. In this case, both min tCK values and analog timing (ns) shall be satisfied.
- 10)All AC timings assume an input slew rate of 1V/ns.
- 11) Read, Write, and Input Setup and Hold values are referenced to Vref.
- 12) For low-to-high and high-to-low transitions, the timing reference will be at the point when the signal crosses VTT. tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Figure 11-1 shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calcula- tion is consistent.




Figure 11-1. HSUL_12 Driver Output Reference Load for Timing and Slew Rate



The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DOS-DOS#.

- 13) Measured from the start driving of DOS DOS# to the start driving the first rising strobe edge.
- 14) Measured from the start driving the last falling strobe edge to the stop driving DQS DQS#.
- 15)tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a contiguous sequence of bursts within a 160ns roll- ing window. tDQSCKDS is not tested and is guaranteed by design.
- 16)tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 1.6us rolling window. tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the custom. Values do not include clock iitter.
- 17)tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 32ms rolling window, tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is < 10C/s. Values do not include clock jitter.
- 18) Min tCK of 5 clocks is valid when the Overlay Window is disabled. Refer to Vendor datasheets for min tCK when the Overlay Window is enabled.

2022-07-27 10:22

2022-07-27 10:22

users.

users. A8D12C1BB012A

2022-07-27 10:22

D12CIBB0124FB5 **Everything for Memory**

30124FB5

55 / 75



Longsys Copyright



users. A8D12C1BB012AFP

受控

2022-07-27 10:22 NAND Flash

受控

users. A8D12C1BB012A

30124FB5

2022-07-27 10:22

users.

受控

2022-07-27 10:22

D12C1BB0124FB5

Everything for Memory 56 / 75 Longsys Copyright



12. Addressing

[Table 35] Address Cycle Map

[Table 35] Ac	ddress Cyc	le Map								
Bus cycle	I/O o	I/O ₁	I/O ₂	I/O ₃	I/O ₄	I/O 5	I/O ₆	I/O ₇		1GP
1st Cycle	Α0	A1	A2	A3	A4	A5	A6	A7	Column Address	01241
2nd Cycle	A8	A9	A10	A11	L	L	L	L	Column Address	1010
3rd Cycle	A12	A13	A14	A15	A16	A17	A18	A19	Row Address	
4th Cycle	A20	A21	A22	A23	A24	A25	A26	A27	Row Address	

Notes:

Column Address: Starting Address of the Register.

A0 - A11 : column address in the page A12 - A17 : page address in the block

A18 - A27 : block address L must be set to "Low".

13. Command Sets

FUNCTION	1st CYCLE	2nd CYCLE	3rd CYCLE	4th CYCLE	Acceptable command during busy
READ	00h	30h		users.	
READ FOR COPY-BACK	00h	35h			
READ ID	90h	会药	4		
RESET	FFh				Yes
READ CACHE (START)	2 31h				
READ CACHE (END)	3Fh	-			
PAGE PGM (start) / CACHE PGM (end)	80h	10h			
CACHE PGM (Start/continue)	80h	15h			
PAGE RE-PROGRAM	8Bh	10h			
COPY BACK PGM	85h	10h			
BLOCK ERASE	60h	D0h			
READ STATUS REGISTER	70h	-		红.坎	Yes
RANDOM DATA INPUT	85h	-		7	
RANDOM DATA OUTPUT	05h	E0h			
READ CACHE ENHANCED (RANDOM)	00h	31h			
READ CACHE ENHANCED (RANDOM)	27 10:	.77			

57 / 75

Longsys Copyright

D12C1BB0124FB5

Everything for Memory



13.1 Page Read

This operation is initiated by writing 00h and 30h to the command register along with five address cycles. Two types of operations are available: random read, serial page read. The random read mode this data transfer (tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the data registers, they may be read out in 45nsec (1.8) yearsies) and the data in a page is loaded into the The repetitive high to low transitions of the RE# clock make the device output the data starting from the selected column address up to the last column address.

The device may output random data in a page instead of the sequential data by writing random data output command. The column address of next data, which is going to be out, may be changed to the address which follows random data output command.

Random data output can be operated multiple times regardless of how many times it is done in a page.

After power up device is in read mode, so 00h command cycle is not necessary to start a read operation. Any operation other than read or random data output causes device to exit read mode.

13.2 Page Program

A page program cycle consists of a serial data loading period in which up to 2112 bytes of data may be loaded into the data register, followed by a non-volatile programming period where the consists of a serial data loading period where the consists of a serial data loading period where the consists of a serial data loading period in which up to 2112 bytes of data may be loaded into the appropriate of the consists of a serial data loading period in which up to 2112 bytes of data may be loaded into the appropriate of the consists of a serial data loading period in which up to 2112 bytes of data may be loaded into the appropriate of the consists of a serial data loading period in which up to 2112 bytes of data may be loaded into the appropriate of the consists of a serial data loading period in which up to 2112 bytes of data may be loaded into the appropriate of the consists of the c is programmed into the appropriate cell. The serial data loading period begins by inputting the Serial Data Input command (80h), followed by the four cycle address inputs and then serial data. The words other than those to be programmed do not need to be loaded. The device supports random data input within a page. The column address of next data, which will be entered, may be changed to the address which follows random data input command (85h). Random data input may be operated multiple times regardless of how many times it is done in a page.

The Page Program confirm command (10h) initiates the programming process. The internal write state controller automatically executes the algorithms and controls timings necessary for program and verify, thereby freeing the sys- tem controller for other tasks. Once the program process starts, the Read Status Register commands (70h) may be issu ed to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit (I/O 6) of the Status Register. Only the Read Status commands (70h) or Reset command are valid during programming is in progress. When the Page Program is complete, the Write Status Bit (I/O 0) may be checked. The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register. The device is programmed basically by page, but it also allows multiple partial page programming.

The number of consecutive partial page programming operations (NOP) within the same page must not exceed 4. for example, 2 times for main array (1time/512byte) and 2 times for spare array (1time/16byte).

Longsys Copyright



13.3 Page Re-program

This command allows the re-programming of the same pattern of the last (failed) page into another memory location. The command sequence initiates with re-program setup (8Bh), followed by the four compared to the last page, the program confirm can be issued (10h) without any data input cycle. On the other hand, if the pattern bound for the target page is different for the destination page is not changed data in cycles can be issued before program confirm "10h"

The device supports random data input within a page. The column address of next data, which will be entered, may be changed to the address which follows random data input command (85h). Random data input may be operated multiple times regardless of how many times it is done in a page. The "program confirm" command (10h) initiates the re-programming process.

The internal write state controller automatically executes the algorithms and controls timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be issued to read the status register. The system controller can detect the completion of a pro- gram cycle by monitoring the R/B output, or the Status bit (I/O 6) of the Status Register. Only the Read Status command and Reset command are valid during programming is in progress. When the Page Program is complete, the Write Status Bit (I/O 0) may be checked. The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode ers. A8D12C1BB012A until another valid command is written to the command register.

13.4 Block Erase

The Erase operation is done on a block basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command (60h). Only address A18 to A29 is valid while A12 to A17 are ignored. The Erase Confirm command (D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions. At the rising edge of WE after the erase confirm command input, the internal write controller handles erase and erase verify. Once the erase process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of an erase by monitoring the R/B output, or the Status bit (I/O6) of the Status Register. Only the Read Status command and Reset command are valid while erasing is in progress. When the erase operation is completed, the Write Status Bit (I/O users. 0) may be checked.

13.5 Reset

The device offers a reset feature, executed by writing FFh to the command register. If the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations.

The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value E0h when WP# is high. If the device is already in reset state a new reset command will not be accepted by the command register. The RB# pin transitions to low for tRST after the Reset command is written.

59 / 75

Longsys Copyright



13.6 Copy-back Program

The copy-back program is configured to quickly and efficiently rewrite data stored in one page without utilizing an external memory. Since the time-consuming cycles of serial access and re-loading cycles of a block is updated and the rest of the block is also needed to be copied to the newly assigned free block. The operation for performing a copy-back progress is without serial access and copying-program with the address of destination page. A read operation with "35h" command and the address of the source page moves the whole 2112 bytes(x8 Device) data into the internal data buffer. As soon as the device returns to Ready state, optional data read-out is allowed by toggling RE#, or Copy Back command (85h) with the address cycles of destination page may be written. The Program Confirm command (10h) is required to actually begin the programming operation. Data input cycle for modifying a portion or multiple distant portions of the source page is allowed as shown in "Copy Back Program with Random Data Input". "When there is a program-failure at Copy-Back operation, error is reported by pass/fail status. But, if Copy-Back operations are accumulated over time, bit error due to charge loss is not checked by external error detection/correction scheme. For this reason, four bit error correction is recommended for the use of Copy-Back operation. shows the command sequence for the copy-back operation. Please note that there are two things to do during copy-back program. First, Random Data Input (with/without data) is entered before Program Confirm command(10h) after Random Data output. Second, WP# value is don't care during Read for copy back, while it must be set to Vcc When performing the program.

13.7 Read Status Register

. A8D12C1BB012A The device contains a Status Register which may be read to find out whether read, program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of CE# or RE#, whichever occurs . This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B# pins are common-wired. RE# or CE# does not need to be toggled for updated status. Refer to "Table 8-2 Status Register Coding" for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the read command (00h) should be given before starting read cycles.

)	Page Program	Block Erase	Read	Cache Read	Cache Program/ Cache reprogram	Definition
/O ₀	Pass/Fail	Pass/Fail	Not use	Not use	Pass/Fail(N)	N Page Pass : "0" Fail : "1"
/O ₁	Not use	Not use	Not use	Not use	Pass/Fail(N-1)	N-1 Page Pass : "0" Fail : "1"
I/O ₂	Not use	Not use	Not use	Not use	Not use	Don't -cared
I/O 3	Not use	Not use	Not use	Not use	Not use	Don't -cared
I/O ₄	Not use	Not use	Not use	Not use	Not use	Don't -cared
I/O ₅	Ready/Busy	Ready/Busy	Ready/Busy	P/E/R Controller Bit	Ready/Busy	Busy : "0" Ready : "1"
I/O ₆	Ready/Busy	Ready/Busy	Ready/Busy	Ready/Busy	Ready/Busy	Busy : "0" Ready : "1"
/0 7	Write Protect	Write Protect	Write Protect	N/A	Write Protect	Protected : "0" Not Protected : "1"

Notes:



- 1. I/O0: This bit is only valid for Program and Erase operations. During Cache Program operations, this bit is only valid when I/O5 is set to one.
- 2. I/O1: This bit is only valid for cache program operations. This bit is not valid until after the second 15h command or the 10h command has been transferred in a Cache program sequence. When Cache program is not supported, this bit is not
- 3. I/O5: If set to one, then there is no array operation in progress. If cleared to zero, then there is a command being a processed (I/O6 is cleared to zero) or an array operation in progress. When overland the command being a command bei commands are not supported, this bit is not used.
- 4. I/O6: If set to one, then the device or interleaved address is ready for another command and all other bits in the status value are valid. If cleared to zero, then the command issued is not yet complete and Status Register bits<5:0> are invalid value. When cache operations are in use, then this bit indicates whether another command can be accepted, and I/O5 indicates whether the operation is complete.

13.8 Cache Read (available only within a block)

The Cache read function permits a page to be read from the page register while another page is simultaneously read from the Flash array. A Read Page command, shall be issued prior to the initial sequential or random Read Cache command in a read cache sequence. The Cache read function may be issued after the Read function is complete (SR[6] is set to one). The host may enter the address of the next page to be read from the Flash array. Data output always begins at column address 00h. If the host does not enter an address to retrieve, the next sequential page is read. When the Read Cache function is issued, SR[6] is cleared to zero (busy). After the operation is begun SR[6] is set to one (ready) and the host may begin to read the data from the previous Read or Cache read function. Issuing an additional Cache read function copies the data most recently read from the array into the page register. When no more pages are to be read, the final page is copied into the page register by issuing the 3Fh command.

The host may begin to read data from the page register when SR[6]is set to one (ready). When the 31h and 3Fh commands are issued, SR[6] shall be cleared to zero (busy) until the page has finished being copied from the Flash array.

The host shall not issue a sequential Cache read (31h) command after the page of the device is read.

13.9 Cache Program (available only within a block)

Cache Program is used to improve the program throughput by programing data using the cache register. The cache program operation can only be used within one block. The cache register allows new data to be input while the previous data that was transferred to the page buffer is programmed into the memory array. Cache program is available only within a block. After the serial data input command (80h) is loaded to the command register, followed by 4 cycles of address, a full or partial page of data is latched into the cache register. Once the cache write command (15h) is loaded to the command register, the data in the cache register is transferred into the data register for cell programming. At this time the device remains in Busy state For a short time (tCBSYW). After all data of the cache register are transferred into the data register, the device returns to the Ready state, and allows loading the next data into the cache register through another cache program command sequence (80h-15h). The Busy time following the first sequence 80h - 15h equals the time needed to transfer the data of cache register to the data register. Cell programming of the data of data register and loading of the next data into the cache register is consequently processed through a pipeline

users.



model. In case of any subsequent sequence 80h - 15h, transfer from the cache register to the data register is held off until cell programming of current data register contents is complete: till this moment the device will stay in a busy state (tCB-SYW). Read Status commands (70h) may be issued to check the status of the different registers, and the pass/ fail status of the cached program operations. More in detail: a) the Cache-Busy status bit I/O<6> indicates when the cache register is ready to accept new data. b) the status bit I/O<5> can be used to determine when the cell. programming of the current data register contents is complete. c) the cache program error bit 1/0<1> can be used to identify if the previous page (page N-1) has been successfully programmed or not in cache program operation. The latter can be polled upon I/O<6> status bit changing to 1. d) the error bit I/O<0> is used to identify if any error has been detected by the program / erase controller while programming page N. The latter can be polled upon I/O<5> status bit changing to "1". I/O<1> may be read together with I/O<0>. If the system monitors the progress of the operation only with R/B#, the page of the target program sequence must be programmed with Page Program Confirm command (10h). If the Cache Program command (15h) is used instead, the status bit I/O<5> must be polled to find out if the programming is finished before starting any other operation. More in detail:

- the Cache-Busy status bit I/O<6> indicates when the cache register is ready to accept new data.
- the status bit 1/0<5> can be used to determine when the cell programming of the current data register contents is complete.
- c) the Cache Program error bit I/O<1> can be used to identify if the previous page(page N-1) has been successfully programmed or not in Cache Program operation. The latter can be polled upon I/O<6> status bit changing to "1".
- controller while programming page N. The latter can be polled upon I/O<5> status bit changing to "1". I/O<1> may be read together with I/O<0> If the custom is a superior of the custom is a superior the error bit I/O<0> is used to identify if any error has been detected by the program / erase to "1". I/O<1> may be read together with I/O<0>. If the system monitors the progress of the operation only with R/B#, the last page of the target program sequence must be programmed with Page Program Confirm command (10h). If the Cache Program command (15h) is used instead, the status bit I/O<5> must be polled to find out if the last programming is finished before starting any other operation. See "table5. Status Register Coding".

13.10 Read ID

30124FB5

D12C1BB0124FB5

Everything for Memory

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h.




Figure 13-1 Read ID Sequence

62 / 75

Longsys Copyright



[Table 38] 00h Address ID cycle

[: 42:5 55] 55:1: 144:1555 12 5/5:5				
Part Number	1st Cycle	2nd Cycle	3rd Cycle	4th Cycle
F70ME0101D-R6WA	ADh	A1h	80h	15h
F70ME0101D-RDWA	ADh	A1h	80h	15h

[Table 39] 3rd ID Data

Table 39] 3rd ID Data									\sim
	Description	I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀
Internal Chip Number	1 2 4 8			1	ser	s. A	8DJ	0 0 1 1	0 1 0 1
Cell Type	2 Level Cell 4 Level Cell 8 Level Cell 16 Level Cell	受控	ė.			0 0 1 1	0 1 0 1		
Number of Simultaneously Programmed Pages	1 2 4 8			0 0 1 1	0 1 0 1				
Interleave Program Between multiple chips	Not Support Support		0 1						
Cache Program	Not Support Support	0							

[Table 40] 4th ID Data

	Description	I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀
	1KB							0	0 0
Page Size	2KB							0	\ C1\ \\
(w/o redundant area)	4KB						,	11	0
	8KB						Δ,	R/11 7	1
	64KB			0	0	~ V	S. 13		
Block Size	128KB			0	1,1	SGT			
(w/o redundant area)	256KB			1	0 🗸				
	512KB		. 21	1	1				
Redundant Area Size	8	Sit	XZ.				0		
(byte/512byte)	16	17	1-				1		
Organization	x8		0						
Organization	x16		1						
	45ns 0 • 2 4	0				0			
O mi al A a a a a Naimina ann	25ns	0				1			
Serial Access Minimum	Reserved	1				0			
02-01	Reserved	1				1			

3012AFD 13.11 Read ONFI Signature

To retrieve the ONFI signature, the command 90h together with an address of 20h shall be entered (i.e. it is not valid to enter an address of 00h and read 36 bytes to get the ONFI signature). The ONFI signature is the ASCII encoding of 'ONFI' where 'O' = 4Fh, 'N' = 4Eh, 'F' = 46h, and 'I' = 49h. Reading beyond four bytes yields indeterminate values.

13.12 Read Parameter Page 27

The Read Parameter Page function retrieves the data structure that describes the chip's organization, features, timings and other behavioral parameters. This data structure enables the host processor to automatically recognize the Nand Flash configuration of a device. The whole data structure is repeated at least three times.

西控

usei

users.



The Random Data Read command can be issued during execution of the read parameter page to read specific portions of the parameter page.

The Read Status command may be used to check the status of read parameter page during execution.

After completion of the Read Status command, 00h is issued by the host on the command line to continue with the data output flow for the Read Parameter Page command.

Read Status Enhanced shall not be used during execution of the Read Parameter Page command.

[Table 41] Parameter Page Data Structure Definition

	Byte	O/M	Description	
		Revision inf	formation and features block	
			Parameter page signature	
			Byte 0: 4Fh, "O"	
	0-3	M	Byte 1: 4Eh, "N"	
		27 1	Byte 2: 46h, "F"	
0	22-07	- 4	Byte 3: 49h, "I"	
1	160		Revision number	
	4-5	М	2-15 Reserved (0)	
	4-3	IVI	1 1 = supports ONFI version 1.0	20124
			0 Reserved (0)	PROF
			2-15 Reserved (0) 1 1 = supports ONFI version 1.0 0 Reserved (0) Features supported 5-15 Reserved (0) 4 1 = supports odd to even page Copyback	
			5-15 Reserved (0)	
			4 1 = supports odd to even page Copyback	
	6-7	М	3 1 = supports interleaved operations	
			2 1 = supports non-sequential page programming	
			1 1 = supports multiple LUN operations	
			0 1 = supports 16-bit data bus width	
			Optional commands supported	
		022	6-15 Reserved (0)	
		204-	5 1 = supports Read Unique ID	
	B5.	М	4 1 = supports Copyback	-25
۲)	V 0-9	IVI	3 1 = supports Read Status Enhanced	sers.
			2 1 = supports Get Features and Set Features	
			1 1 = supports Read Cache command	
			0 1 = supports Page Cache Program command	
	10-31		Reserved (0)	
		Manufacture	er information block	
	32-43	М	Device manufacturer (12 ASCII characters)	
	44-63	М	Device model (20 ASCII characters)	
	64	М	JEDEC manufacturer ID	
	65-66	0/	Date code	
	67-79	EBO	Reserved (0)	
. 1	2B014	Memory orga	anization block	

1150

Everything for Memory 64 / 75 Longsys Copyright



	80-83	М	Number of data bytes per page	
	84-85	М	Number of spare bytes per page	
	86-89	М	Number of data bytes per partial page	
	90-91	М	Number of spare bytes per partial page	~~
	92-95	М	Number of pages per block	012AF
	96-99	М	Number of blocks per logical unit (LUN)	472
	100	М	Number of spare bytes per partial page Number of pages per block Number of blocks per logical unit (LUN) Number of logical units (LUNs) Number of address cycles 4-7 Column address cycles	
			Number of address cycles	
	101	М	4-7 Column address cycles	
			0-3 Row address cycles	
	102	М	Number of bits per cell	
	103-104	М	Bad blocks maximum per LUN	
	105-106	М	Block endurance	
	107	М	Guaranteed valid blocks at beginning of target	7
	108-109	OM 1	Block endurance for guaranteed valid blocks	7
	110	M	Number of programs per page	1
2	2.4		Partial programming attributes	
			5-7 Reserved	
	111	М	4 1 = partial page layout is partial page data followed by partial page spare	4.0
			1-3 Reserved	BB014
			0.1 = partial page programming has constraints	.DP
	112	М	4 1 = partial page layout is partial page data followed by partial page spare 1-3 Reserved 0 1 = partial page programming has constraints Number of bits ECC correctability Number of interleaved address bits 4-7 Reserved (0)	
			Number of interleaved address bits	
	113	М	4-7 Reserved (0)	
			0-3 Number of interleaved address bits	
			Interleaved operation attributes	
			4-7 Reserved (0)	
	4.5		3 Address restrictions for program cache	
	114	0	2 1 = program cache supported	
		2022	1 1 = no block address restrictions	
	n5		0 Overlapped / concurrent interleaving support	
194	115-127		Reserved (0)	sers.
110		Electrical par	rameters block	0,0
	128	М	I/O pin capacitance	
			Timing mode support	
			6-15 Reserved (0)	
			5 1 = supports timing mode 5	
	100 100		4 1 = supports timing mode 4	
	129-130	M	3 1 = supports timing mode 3	
			2 1 = supports timing mode 2	
			1 1 = supports timing mode 1	
		GR5	0 1 = supports timing mode 0, shall be 1	
	131-132	0	Program cache timing mode support	

舜控

115e^Y



	· ·	
	5 1 = supports timing mode 5	
	4 1 = supports timing mode 4	
	3 1 = supports timing mode 3	
	2 1 = supports timing mode 2	1941
	1 1 = supports timing mode 1	174
	0 1 = supports timing mode 0	
М	tPROG Maximum page program time (µs)	
М	tBERS Maximum block erase time (µs)	
М	tR Maximum page read time (µs)	
	Reserved (0)	
Vendor block	(
М	Vendor specific Revision number	
	Vendor specific	
OM I	Integrity CRC	
Redundant Pa	arameter Pages	
М	Value of bytes 0-255	
М	Value of bytes 0-255	
0	Additional redundant parameter pages	191
		B014
	on12C11) 12
for Optional, "	'M" for Mandatory	
	users.	
	. 31	
	M M Vendor block M Redundant P M M O	4 1 = supports timing mode 4 3 1 = supports timing mode 3 2 1 = supports timing mode 2 1 1 = supports timing mode 1 0 1 = supports timing mode 0 M tPROG Maximum page program time (μs) M tBERS Maximum block erase time (μs) M tR Maximum page read time (μs) Reserved (0) Vendor block M Vendor specific Revision number Vendor specific M Integrity CRC Redundant Parameter Pages M Value of bytes 0-255 M Value of bytes 0-255

Notes:

Electrical Characteristic 14.

14.1 Valid Block

[Table 42] The Number of Valid Block

Part Number	Symbol	Min	Тур.	Max	Unit
F70ME0101D-R6WA	NVB	1,004	-	1,024	Blocks
F70ME0101D-RDWA	NVB	1,004	-	1,024	Blocks

- 1. The 1st block is guaranteed to be a valid block at the time of shipment.
- 2. Invalid blocks are one that contains one or more bad bits. The device may contain bad blocks upon shipment.

14.2 Recommended Operating Conditions

[Table 43] Recommended Operating Conditions

<u> </u>	-							
	Parameter	Symbol	Min	Тур.	Max	Unit		
	Power Supply Voltage	VCC	1.7	1.8	1.95	V		
	Ground Supply Voltage	VSS	0	0	0	V		
12C1BF	3012							
	erything for Memory		66 / 75			Longsys Convrigh		

Everything for Memory 66 / 75 Longsys Copyright





[&]quot;O" Stands for Optional, "M" for Mandatory



14.3 Absolute Maximum DC Ratings

[Table 44] Absolute Maximum Rati	ngs		
Parameter	Symbol	Rating	Unit
Voltage on any pin relative to	VCC	-0.6 to + 2.6	2001251
Voltage on any pin relative to VSS	VIN	-0.6 to + 2.6	v (188
V33	VI/O	-0.6 to +2.6	2012/012
Ambient Operating Temperature	TA	-40 to +85	787 C

Notes:

- 1.Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -1.0V for periods
- 2.Maximum DC voltage on input/output pins is VCC+0.3V which, during transitions, may overshoot to VCC+1.0V for periods <20ns.
- 3.tablePermanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this datasheet.
- 4. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

14.4 DC Operating Characteristics

4.4 DC Operating Ch	aracteris	Stics					
able 45] DC & Operating Chara	acteristics					a C 1	BB01
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Power on reset current	ICC0	FFh command input after power on			50 per device	mA	
Page Read Access Operation Current	ICC1	tRC=45ns CE#=VIL, IOUT=0mA	-	15 🕦	Se 30		
Program Operation Current	ICC2	Normal	v.34	15	30		
Program Operation Current	1002	Cache	1, 次元	15	30	mA	
Erase Operation Current	ICC3	- 5	C.7-	15	30		
Stand-by Current (TTL)	ICC4	CE#=VIH, WP#=0V/VCC	-	-	1		
Stand-by Current (CMOS)	ICC5	CE#=VCC-0.2, WP#=0V/VCC	-	10	50		
Input Leakage Current		VIN=0 to VCC(max)	-	-	±10	μΑ	
Output Leakage Current	\ ILO	VOUT=0 to VCC(max)	-	-	±10		
Input High Voltage	VIH	-	0.8xVCC	-	VCC+0.3		
Input Low Voltage, All inputs	VIL	-	-0.3	-	0.2xVCC	V	
Output High Voltage Level	VOH	IOH=-100μA	VCC-0.1	-	-]	
Output Low Voltage Level	VOL	IOL=100μA	-	-	0.1		
Output Low Current (R/B#)	IOL(R/B#)	VOL=0.1V	3	4	-	mA	200

14.5 Input / Output Capacitance (TA=25°C, VCC=1.8V, f=1.0Mhz)

[Table 46] Input / Output Capacitance

Item	Symbol	Test Condition) Min	Max	Unit
Input/Output Capacitance	C _{I/O}	V _{IL} =0V	-	10	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	10	pF

Notes:

Capacitance is periodically sampled and not 100% tested.



14.6 Read / Program / Erase Characteristics

[Table 47] NAND Read / Program / Erase Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	
Data Transfer from Cell to Register	tR	-		25	μs	
Read Cache busy time	tCBSYR	-	3	tR	μs	1014
Program Time	tPROG	-	300	700	μs	0/7
Cache Program short busy time	tCBSYW	-	5	tPROG	\µs	0 -
Number of Partial Program Cycles	Nop	-	-	4 1 7	cycles	
Block Erase Time	tBERS	-	3	1000	ms	
-						-

Notes:

- 1. If Reset Command (FFh) is written at Ready state, the device goes into Busy for maximum 5us.
- 2. Typical value is measured at Vcc=1.8 V, TA=25 ℃ (1.8 V Device). Not 100% tested.

14.7 AC Timing Parameters Table

Parameter	Symbol	Min	Max	Unit	
CLE Setup Time	tCLS ¹⁾	25	-	ns	
CLE Hold Time	tCLH	10	-	ns	
CE# Setup Time	tCS ¹⁾	35	-	ns	
CE# Hold Time	tCH	10	-	ns	
WE# Pulse Width	tWP	25	-	ns	
ALE Setup Time	tALS ¹⁾	25	-	ns	RB(
ALE Hold Time	tALH	10	-	ns 1	31
Data Setup Time	tDS ¹⁾	20	-	ns	
Data Hold Time	tDH	10	-	ns	1
Write Cycle Time	tWC	45	100	ns	
WE# High Hold Time	tWH	15	11567	ns	
Address to Data Loading Time	tADL ²⁾	100	0.0	ns	
ALE toRE# Delay	tAR	10,	-	ns	
CLE to RE# Delay	tCLR	10XT	-	ns	
Ready to RE# Low	tRR	20	-	ns	
RE# Pulse Width	tRP	25	-	ns	
WE# High to Busy	tWB	-	100	ns	
Read Cycle Time	tRC tRC	45	-	ns	
RE# Access Time	tREA	-	30	ns	
RE# High to Output Hi-Z	tRHZ	-	100	ns ns	
CE# High to Output Hi-Z	tCHZ	-	50		
CE# High to ALE or CLE Don't Care	tCSD	10	-	ns	
RE# High to Output Hold	tRHOH	15	-	ns	
RE# Low to Output Hold	tRLOH	0		ns	
Data Hold Time after CE# Disable	tCOH	15	-	ns	15
RE# High Hold Time	tREH	15	-	ns 👈	S
Output Hi-Z to RE# Low	tIR	0	-	ns	
RE# High to WE# Low	tRHW	100	-	ns ns	
WE# High to RE# Low	tWHR	60	- 12	/ ns	
WE# high to RE# low for Random data out	tWHR2	200		ns	
CE# low to RE# low	tCR	10			
Device Resetting Time (Read/Program/Erase)	tRST	-	5/10/500 ¹⁾	μs	
Write protection time	tWW	0 100			

NOTE:

- 1. If Reset Command (FFh) is written at Ready state, the device goes into Busy for maximum 5us.
- 2. In case of first reset after initial powering up, it takes max 5ms. D12C1BB012AFB5

Everything for Memory 68 / 75 Longsys Copyright



NAND FLASH TECHNICAL NOTES 15.

15.1 Initial Invalid Block(s)

The initial invalid blocks are included in the device while it gets shipped called. Devices with initial invalid block(s) have the same quality level as devices with all valid blocks and in the property of the same quality level as devices with all valid blocks. DC characteristics. During the time of using the device, the additional invalid blocks might be increasing; therefore, it is recommended to check the invalid block marks and avoid using the invalid blocks. Furthermore, please read out the initial invalid block and the increased invalid block information before any erase operation since it may be cleared by any erase operation.

15.2 Identifying Initial Invalid Block(s)

While the device is shipped, the value of all data bytes of the good blocks are FFh. The initial invalid block(s) status is defined by the 1st byte in the spare area. Longsys makes sure that either the 1st or 2nd page of every initial invalid block has non-FFh data at the column address of 2048. Therefore, the system must be able to recognize the initial invalid block(s) based on the original initial invalid block information and create the initial invalid block table via the following suggested flow chart. The erase operation at the invalid block is not recommended.




Figure 15-1 Flow Chart to Create Initial Invalid Block Table

Notes:

30124FB5

- 1. Do not try to erase the detected blocks, because the bock information will be lost.
- 2. Do not perform program and erase operation in invalid block it is impossible to guarantee the Input data and to ensure 2022-07-27 that the function is normal.

D12CIBB0124FB5 69 / 75 **Everything for Memory** Longsys Copyright



15.3 Error in Write or Read Operation

The device may fail during a Read, Program or Erase operation. The following possible failure modes should be considered when implementing a highly reliable system. Block replacement should be done while status read failure after erase or program. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. In case of Read, ECC must be employed. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

[Table 49]Failure Cases

	Failure Mode	Detection and Countermeasure Sequence		
	Erase Failure	Read Status after Erase> Block Replacement		
Write	Program Failure	Read Status after Program> Block Replacement		
Read	Single bit Failure	Verify ECC -> ECC Correction		

ECC:

30124FB5

Error Correcting Code --> Hamming Code etc.

Example) 1bit correction & 2bit detection




Figure 15-2 Program Flow Chart

If program operation results in an error, map out the block including the page in error and copy the target data to another block.

连控


users. A8D12C1BB012A

user

users.

Everything for Memory 70 / 75 Longsys Copyright





*If erase operation results in an error, map out the failing block and replace it with another block.

Figure 15-3 Erase Flow Chart& Read Flow Chart




Figure 15-4 Block Replacement

Notes:

30124FB5

- 1. When an error happens in the nth page of the Block 'A' during erase or program operation.
- 2.Copy the data in the 1st ~ (n-1)th page to the same location of another free block. (Block'B')
- 3. Then, copy the nth page data of the Block 'A' in the buffer memory to the nth page of the Block'B'.
- 4. Do not erase or program to Block 'A' by creating an 'invalid block' table or other appropriate scheme.

Longsys Copyright



Nand Flash Timing

16.1 Data Protection & Power Up Sequence

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions where the contract of the contract 1.1V(1.8V device). WP# pin provides hardware protection and is recommended to be kept at VIL during power-up and power-down. A recovery time of minimum 1ms is required before internal circuit gets ready for any command sequences. The two step command sequence for program/erase provides additional software protection.




Figure 16-1 AC Waveforms for Power Transition

NOTE:

D12C

- 1. During the initialization, the device consumes a maximum current of 30mA (ICC1).
- 2. Once Vcc drops under 1.5V, Vcc is recommended that it should be driven down to 0.5V and stay low under 0.5V for at least 1ms before Vcc power up.

30124F 16.2 Mode Selection

[Table 50]Mode Selection

L. abie ee	Table delinibute delection									
CLE	ALE	CE#	WE#	RE#	WP#	Mode	红花			
Н	L	L		Н	Х		Command Input			
L	Н	L		Н	Х	Read Mode	Address Input(4cycles)			
Н	L	L		Н	Н		Command Input			
L	Н	L	_	Н)2 н	Write Mode	Address Input(4cycles)			
L	L	L		H.	Н	Data Input				
L	L	L	H		Х	Data Output				
Χ	Х	X	72 ×	Н	Х	During Read(Busy)				
Χ	Х	x	X	Х	Н	During Program(Busy)				
Χ	X	Χ	Χ	X	Н	During Erase(Busy)				
X	X1)	Х	Х	Х	L	Write Protect				
XUZ	Х	Н	Х	Х	0V/VCC ²⁾	Stand-by				



Notes:

- 1. X can be VIL or VIH.
- 2. WP should be biased to CMOS high or CMOS low for standby.

16.3 Command Latch Cycle




Figure 16-2 Command Latch Cycle

16.4 Address Latch Cycle




Figure 16-3 Address Latch Cycle

Notes:

All command except Reset, Read Status is issued to command register on the rising edge of /WE, when CLE is high, CE# and ALE is low, and device is not busy state.



16.5 Input Data Latch Cycle




Figure 16-4 Input Data Latch Cycle

Data Input cycle is accepted to data register on the rising edge of WE#, when CLE and CE# and ALE are low, and device is ers. A8D12C1BB012A not Busy state.

16.6 Data Output Cycle Timings (CLE=L, WE#=H, ALE=L)




Figure 16-5 Serial Access Cycle after Read (CLE=L, WE#=H, ALE=L)

Notes:

- 1. Transition is measured at 200mV from steady state voltage with load. This parameter is sampled and not 100% tested.
- 2. tRHOH starts to be valid when frequency is lower than 33Mhz.


2022-07-27



Package Information 17.

Unit:mm

162 Ball FBGA, 8mm x 10.5mmx1.0mm



2022-07-27

users. A8D12C1BB012AFR




Figure 17-1 162 Ball Grid Array (BGA)

30124FB5

users.

2022-07-27 10:22

D12C1BB0124FB5

Everything for Memory

75 / 75 Longsys Copyright

