



F80NM60Z

Power MOSFET


80A, 600V N-CHANNEL SUPER-JUNCTION MOSFET

DESCRIPTION


The **UTC F80NM60Z** is an N-channel enhancement mode silicon-gate power MOSFET with fast body diode and ESD Type, designed for high-voltage, high-speed power switching applications. such as fast switching time, low gate charge, low on-state resistance and high rugged avalanche characteristics.

FEATURES

- * $R_{DS(ON)} \leq 35 \text{ m}\Omega @ V_{GS}=10V, I_D=40A$
- * Fast body diode MOSFET technology
- * Low switching losses due to reduced Q_{rr}
- * Single Pulse Avalanche Energy Rated
- * Fast Switching Speeds
- * Linear Transfer Characteristics
- * High Input Impedance
- * Avalanche energy tested



SYMBOL




ORDERING INFORMATION

Ordering Number		Package	Pin Assignment			Packing
Lead Free	Halogen Free		1	2	3	
F80NM60ZL-T47-T	F80NM60ZG-T47-T	TO-247	G	D	S	Tube

Note: Pin Assignment: G: Gate C: Collector E: Emitter

F80NM60ZG-T47-T	(1)Packing Type	(1) T: Tube
	(2)Package Type	(2) T47: TO-247
	(3)Green Package	(3) G: Halogen Free and Lead Free, L: Lead Free

■ MARKING



■ ABSOLUTE MAXIMUM RATINGS ($T_C=25^{\circ}\text{C}$, unless otherwise specified)

PARAMETER		SYMBOL	RATINGS	UNIT
Drain-Source Voltage		V_{DSS}	600	V
Gate-Source Voltage		V_{GSS}	± 30	V
Drain Current	Continuous	I_D	80	A
	Pulsed (Note 2)	I_{DM}	160	A
Avalanche Energy	Single Pulsed (Note 3)	E_{AS}	1150	mJ
Peak Diode Recovery dv/dt (Note 4)		dv/dt	12.7	V/ns
Power Dissipation		P_D	420	W
Junction Temperature		T_J	+150	$^{\circ}\text{C}$
Storage Temperature		T_{STG}	-55 ~ +150	$^{\circ}\text{C}$

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Repetitive Rating: Pulse width limited by maximum junction temperature.

3. $L = 100\text{mH}$, $I_{AS} = 4.8\text{A}$, $V_{DD} = 50\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^{\circ}\text{C}$

4. $I_{SD} \leq 80\text{A}$, $di/dt \leq 200\text{A}/\mu\text{s}$, $V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^{\circ}\text{C}$

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	θ_{JA}	40	$^{\circ}\text{C}/\text{W}$
Junction to Case	θ_{JC}	0.29	$^{\circ}\text{C}/\text{W}$

Note: Device mounted on FR-4 substrate P_C board, 2oz copper, with 1inch square copper plate.


■ ELECTRICAL CHARACTERISTICS ($T_J=25^{\circ}\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D=250\mu\text{A}$, $V_{GS}=0\text{V}$	600			V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=600\text{V}$, $V_{GS}=0\text{V}$			10	μA
Gate- Source Leakage Current	Forward	I_{GSS}			+100	nA
	Reverse					
		$V_{GS}=-30\text{V}$, $V_{DS}=0\text{V}$			-100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	2.5		4.5	V
Static Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10\text{V}$, $I_D=40\text{A}$			35	m Ω
DYNAMIC PARAMETERS						
Input Capacitance	C_{ISS}	$V_{GS}=0\text{V}$, $V_{DS}=50\text{V}$, $f=1.0\text{MHz}$		9140		pF
Output Capacitance	C_{OSS}			890		pF
Reverse Transfer Capacitance	C_{RSS}			2.5		pF
SWITCHING PARAMETERS						
Total Gate Charge (Note 1)	Q_G	$V_{DS}=480\text{V}$, $V_{GS}=10\text{V}$, $I_D=80\text{A}$ (Note1, 2)		195		nC
Gate to Source Charge	Q_{GS}			58		nC
Gate to Drain Charge	Q_{GD}			61		nC
Turn-ON Delay Time (Note 1)	$t_{D(ON)}$	$V_{DS}=100\text{V}$, $V_{GS}=10\text{V}$, $I_D=80\text{A}$, $R_G=2\Omega$ (Note1, 2)		42		ns
Rise Time	t_R			25		ns
Turn-OFF Delay Time	$t_{D(OFF)}$			138		ns
Fall-Time	t_F			20		ns
SOURCE- DRAIN DIODE RATINGS AND CHARACTERISTICS						
Maximum Body-Diode Continuous Current	I_S				80	A
Maximum Body-Diode Pulsed Current	I_{SM}				160	A
Drain-Source Diode Forward Voltage (Note 1)	V_{SD}	$I_S=80\text{A}$, $V_{GS}=0\text{V}$			1.4	V
Body Diode Reverse Recovery Time (Note 1)	t_{rr}	$I_S=30\text{A}$, $V_{GS}=0\text{V}$,		397		ns
Body Diode Reverse Recovery Charge	Q_{rr}	$di/dt=100\text{A}/\mu\text{s}$		3.2		μC


Notes: 1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$.

2. Essentially independent of operating ambient temperature.

TEST CIRCUITS AND WAVEFORMS




Peak Diode Recovery dv/dt Test Circuit




Peak Diode Recovery dv/dt Waveforms

TEST CIRCUITS AND WAVEFORMS


Gate Charge Test Circuit




Gate Charge Waveforms




Resistive Switching Test Circuit




Resistive Switching Waveforms









Unclamped Inductive Switching Test Circuit









Unclamped Inductive Switching Waveforms



TYPICAL CHARACTERISTICS



■ TYPICAL CHARACTERISTICS (Cont.)



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.