

September 2015

## FAN23SV06AMPX / FAN23SV06PAMPX 6 A Synchronous Buck Regulator

#### **Features**

- V<sub>IN</sub> Range: 7 V to 18 V Using Internal Linear Regulator for Bias
- V<sub>IN</sub> Range: 4.5 V to 5.5 V with V<sub>IN</sub>/P<sub>VIN</sub>/P<sub>VCC</sub> Connected to Bypass Internal Regulator
- High Efficiency: Over 96% Peak
- Continuous Output Current: 6 A
- Accurate Enable Facilitates VIN UVLO Functionality
- PFM Mode for Light-Load Efficiency
- Forced PWM Mode Option (FAN23SV06PA)
- **Excellent Line and Load Transient Response**
- Precision Reference: ±1% Over Temperature
- Output Voltage Range: 0.6 to 5.5 V
- Programmable Frequency: 200 kHz to 1.5 MHz
- Programmable Soft-Start
- Low Shutdown Current
- Adjustable Sourcing Current Limit
- Internal Boot Diode
- Thermal Shutdown
- Halogen and Lead Free, RoHS Compliant

## **Applications**

- Servers and Desktop Computers
- NVDC Notebooks, Netbooks
- Game Consoles
- **Telecommunications**
- Storage

#### **Description**

The FAN23SV06A/FAN23SV06PA is a highly efficient synchronous buck regulator. The regulator is capable of operating with an input range from 7 V to 18 V and supporting 6 A continuous load currents. The device can operate from a 5 V rail ( $\pm 10\%$ ) if  $V_{IN}$ ,  $P_{VIN}$ , and  $P_{VCC}$  are connected together to bypass the internal linear regulator.

These devices utilize Fairchild's constant on-time control architecture to provide excellent transient response and to maintain a relatively constant switching frequency. The FAN23SV06A utilizes Pulse Frequency Modulation (PFM) mode to maximize light-load efficiency by reducing switching frequency when the inductor is operating in discontinuous conduction mode at light loads. The FAN23SV06PA with forced Pulse Width Modulation (PWM) mode is available for applications that require a relatively constant switching frequency across the full load range.

Switching frequency and over-current protection can be programmed to provide a flexible solution for various applications. Output over-voltage, undervoltage, over-current, and thermal shutdown protections help prevent damage to the device during fault conditions. After thermal shutdown is activated, a hysteresis feature restarts the device when normal operating temperature is reached.

## **Ordering Information**

Part Number	Configuration	Operating Temperature Range	Output Current (A)	Package
FAN23SV06AMPX	PFM with Ultrasonic Mode	-40 to 125°C	6	34-Lead, PQFN,
FAN23SV06PAMPX	Forced PWM	-40 to 125°C	6	5.5 mm x 5.0 mm

## **Typical Application Diagram**




Figure 1. Typical Application with  $V_{IN} = 12 \text{ V}$ 




Figure 2. Typical Application with  $V_{IN} = 5 \text{ V}$ 

## **Functional Block Diagram**





Figure 3. Block Diagram

## **Pin Configuration**






Figure 4. Pin Assignments, Bottom View

Figure 5. Pin Assignments, Top View

### **Pin Definitions**

Name	Pad / Pin	Description	
PVIN	P2, 5-11	Power input for the power stage	
VIN	1	Power input to the linear regulator; used in the modulator for input voltage feed-forward.	
PVCC	25	Power output of the linear regulator; directly supplies power for the low-side gate driver and boot diode. Can be connected to VIN and PVIN for operation from 5 V rail.	
VCC	26	Power supply input for the controller	
PGND	18-21	Power ground for the low-side power MOSFET and for the low-side gate driver.	
AGND	P1, 4, 23	Analog ground for the analog portions of the IC and for substrate.	
SW	P3, 2, 12-17, 22	Switching node; junction between high- and low-side MOSFETs	
воот	3	Supply for high-side MOSFET gate driver. A capacitor from BOOT to SW supplies the charge to turn on the N-channel, high-side MOSFET. During the freewheeling interval (low-side MOSFET on), the high-side capacitor is recharged by an internal diode connected to PVCC.	
ILIM	24	Current limit. A resistor between ILIM and SW sets the current limit threshold.	
FB	27	Output voltage feedback to the modulator	
EN	29	Enable input to the IC. Pin must be driven logic high to enable, or logic low to disable.	
SS	31	Soft-start input to the modulator	
FREQ	32	On-time and frequency programming pin. Connect a resistor between FREQ and AGND to program on-time and switching frequency.	
PGOOD	30	Power good; open-drain output indicating V <sub>OUT</sub> is within set limits.	
NC	28, 33-34	Leave pin open or connect to AGND	

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Conditions	Min.	Max.	Unit
V <sub>PVIN</sub>	Power Input	Referenced to PGND	-0.3	25.0	V
V <sub>IN</sub>	Modulator Input	Referenced to AGND	-0.3	25.0	V
V	Boot Voltage	Referenced to PVCC	-0.3	26.0	V
$V_{BOOT}$		Referenced to PVCC, <20 ns	-0.3	30.0	V
V	SW Voltage to GND	Referenced to PGND, AGND	-1	25	V
$V_{SW}$		Referenced to PGND, AGND < 20 ns	-5	25	V
V	Boot to SW Voltage	Referenced to SW	-0.3	6.0	V
$V_{BOOT}$	Boot to PGND	Referenced to PGND	-0.3	30	V
V <sub>PVCC</sub>	Gate Drive Supply Input	Referenced to PGND, AGND	-0.3	6.0	V
V <sub>VCC</sub>	Controller Supply Input	Referenced to PGND, AGND	-0.3	6.0	V
V <sub>ILIM</sub>	Current Limit Input	Referenced to AGND	-0.3	6.0	V
$V_{FB}$	Output Voltage Feedback	Referenced to AGND	-0.3	6.0	V
V <sub>EN</sub>	Enable Input	Referenced to AGND	-0.3	6.0	V
V <sub>SS</sub>	Soft Start Input	Referenced to AGND	-0.3	6.0	V
$V_{FREQ}$	Frequency Input	Referenced to AGND	-0.3	6.0	V
V <sub>PGOOD</sub>	Power Good Output	Referenced to AGND	-0.3	6.0	V
ESD	Electrostatic Discharge	Human Body Model, JESD22-A114		1000	V
		Charged Device Model, JESD22-C101		2500	V
TJ	Junction Temperature			+150	°C
T <sub>STG</sub>	Storage Temperature		-55	+150	°C

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Conditions	Min.	Max.	Unit
V <sub>PVIN</sub>	Power Input	Referenced to PGND	7	18	V
$V_{IN}$	Modulator Input	Referenced to AGND	7	18	V
TJ	Junction Temperature		-40	+125	°C
I <sub>LOAD</sub>	Load Current	T <sub>A</sub> =25°C, No Airflow		9	Α
V <sub>PVIN</sub> , V <sub>IN</sub> , V <sub>PVCC</sub>	PV <sub>IN</sub> , V <sub>IN</sub> , and Gate Drive Supply Input	V <sub>PVIN</sub> , V <sub>IN</sub> , V <sub>PVCC</sub> Connected for 5 V Rail Operation and Referenced to PGND, AGND	4.5	5.5	V

## Thermal Characteristics

The thermal characteristics were evaluated on a 4-layer pcb structure (1 oz/1 oz/1 oz/1 oz/1 oz) measuring 7 cm x 7 cm).

Symbol	Parameter		Unit
$\Theta_{JA}$	Thermal Resistance, Junction-to-Ambient	35	°C/W
Ψлс	Thermal Characterization Parameter, Junction-to-Top of Case	2.7	°C/W
<b>Ψ</b> ЈРСВ	Thermal Characterization Parameter, Junction-to-PCB	2.3	°C/W

## **Electrical Characteristics**

Unless otherwise noted;  $V_{IN}$ =12 V,  $V_{OUT}$ =1.2 V, and  $T_A$  =  $T_J$  = -40 to +125°C  $^{(1)}$ 

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Supply Curr	ent				•	
I <sub>VIN,SD</sub>	Shutdown Current	EN=0 V			16	μΑ
$I_{VIN,Q}$	Quiescent Current	EN=5 V, Not Switching			1.8	mA
I <sub>VIN,GateCharge</sub>	Gate Charge Current	EN=5 V, f <sub>SW</sub> =500 kHz		10		mA
Linear Regu	lator					
$V_{REG}$	Regulator Output Voltage		4.75	5.00	5.25	V
I <sub>REG</sub>	Regulator Current Limit <sup>(2)</sup>		60			mA
Reference, F	Feedback Comparator					
$V_{FB}$	FB Voltage Threshold		590	596	602	mV
I <sub>FB</sub>	FB Pin Bias Current		-100	0	100	nA
Modulator						
t <sub>ON</sub>	On-Time Accuracy	R <sub>FREQ</sub> =56.2 k, V <sub>IN</sub> =10 V, t <sub>ON</sub> =250 ns, No Load	-20		20	%
t <sub>OFF,MIN</sub>	Minimum SW Off-Time			320	374	ns
D <sub>MIN</sub>	Minimum Duty Cycle	FB=1 V		0		%
f <sub>MINF</sub>	Minimum Frequency Clamp	FAN23SV06A Only	18	25	32	kHz
Soft-Start						
I <sub>SS</sub>	Soft-Start Current	SS=0 V	7	10	13	μA
t <sub>ON,SSMOD</sub>	Soft-Start On-Time Modulation	SS<0.6 V	25		100	%
V <sub>SSCLAMP,NOM</sub>	Nominal Soft-Start Voltage Clamp	V <sub>FB</sub> =0.6 V		400		mV
V <sub>SSCLAMP,OVL</sub>	Soft-Start Voltage Clamp in Overload Condition	V <sub>FB</sub> =0.3 V, OC Condition		40		mV
PFM Zero-C	rossing Detection Comparator				1	•
V <sub>OFF</sub>	ZCD Offset Voltage	T <sub>A</sub> =T <sub>J</sub> =25°C	-6		0	mV
Current Lim	it				1	•
I <sub>LIM</sub>	Valley Current Limit Accuracy	T <sub>A</sub> =T <sub>J</sub> =25°C, I <sub>VALLEY</sub> =7 A	-10		10	%
K <sub>ILIM</sub>	I <sub>LIM</sub> Set-Point Scale Factor			233		
I <sub>LIMTC</sub>	Temperature Coefficient			4000		ppm/°C
Enable						
V <sub>TH+</sub>	Rising Threshold		1.11	1.26	1.43	V
V <sub>HYST</sub>	Hysteresis			122		mV
$V_{TH-}$	Falling Threshold		1.00	1.14	1.28	V
VENCLAMP	Enable Voltage Clamp	I <sub>EN</sub> =20 μA	4.3	4.5		V
I <sub>ENCLAMP</sub>	Clamp Current				24	μA
I <sub>ENLK</sub>	Enable Pin Leakage	V <sub>EN</sub> =1.2 V			100	nA
I <sub>ENLK</sub>	Enable Pin Leakage	V <sub>EN</sub> =5 V			76	μA
UVLO						
V <sub>ON</sub>	V <sub>CC</sub> Good Threshold Rising				4.4	V
V <sub>HYS</sub>	Hysteresis Voltage			160		mV

Continued on the following page...


## **Electrical Characteristics** (Continued)

Unless otherwise noted; V<sub>IN</sub>=12 V, V<sub>OUT</sub>=1.2 V, and T<sub>A</sub> = T<sub>J</sub> = -40 to +125 °C  $^{(1)}$ 

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit		
Fault Protect	Fault Protection							
V <sub>UVP</sub>	PGOOD UV Trip Point	On FB Falling	86	89	92	%		
V <sub>VOP1</sub>	PGOOD OV Trip Point	On FB Rising	108	111	115	%		
V <sub>OVP2</sub>	Second OV Trip Point	On FB Rising; LS=On	118	122	125	%		
R <sub>PGOOD</sub>	PGOOD Pull-Down Resistance	I <sub>PGOOD</sub> =2 mA			125	Ω		
t <sub>PG,SSDELAY</sub>	PGOOD Soft-Start Delay		0.82	1.42	2.03	ms		
I <sub>PG,LEAK</sub>	PGOOD Leakage Current				1	μΑ		
Thermal Shi	Thermal Shutdown							
T <sub>OFF</sub>	Thermal Shutdown Trip Point <sup>(2)</sup>			155		°C		
T <sub>HYS</sub>	Hysteresis <sup>(2)</sup>			15		°C		
Internal Bootstrap Diode								
V <sub>FBOOT</sub>	Forward Voltage	I <sub>F</sub> =10 mA			0.6	V		
I <sub>R</sub>	Reverse Leakage	V <sub>R</sub> =24 V			1000	μΑ		

#### Notes:

- 1. Device is 100% production tested at T<sub>A</sub>=25°C. Limits over that temperature are guaranteed by design.
- 2. Guaranteed by design; not production tested.








Figure 6. FAN23SV06A Efficiency vs. Load Current with V<sub>IN</sub>=12 V and f<sub>SW</sub>=500 kHz


Figure 7. FAN23SV06A Efficiency vs. Load Current with V<sub>IN</sub>=12 V and V<sub>OUT</sub>=1.2 V





with V<sub>IN</sub>=12 V

Figure 8. FAN23SV06A Efficiency vs. Load Current Figure 9. FAN23SV06PA Efficiency vs. Load Current V<sub>IN</sub>=12 V and f<sub>SW</sub>=500 kHz







Figure 10. FAN23SV06PA Efficiency vs. Load Current Figure 11. Case Temperature Rise vs. Load Current on 4 Layer PCB, 1 oz Copper, 7 cm x 7 cm with V<sub>IN</sub>=12 V and V<sub>OUT</sub>=1.2 V







Figure 12. Load Regulation

Figure 13. Line Regulation







Figure 14. Startup Waveforms with 0 A Load Current Figure 15. Startup Waveforms with 6 A Load Current







Figure 16. Shutdown Waveforms with 6 A Load Current

Figure 17. FAN23SV06A Startup Waveforms with **Pre-Bias Voltage on Output** 







Figure 18. FAN23SV06A Static Output Ripple at **Light Load** 

Figure 19. Static Output Ripple at Full Load







Figure 20. FAN23SV06PA Static Output Ripple with No Load

Figure 21. FAN23SV06A Operation as Load Changes from 0 A to 2 A








Figure 22. FAN23SV06A Operation as Load Changes Figure 23. FAN23SV06PA Operation as Load Changes from 2 A to 0 A


from 0 A to 3 A





from 3 A to 0 A

Figure 24.FAN23SV06PA Operation as Load Changes Figure 25.FAN23SV06PA Load Transient from 0% to 50% Load Current







Figure 26. FAN23SV06A Load Transient from 0% to 50% Load Current

Figure 27. Load Transient from 50% to 100% **Load Current** 






Figure 28. Over-Current Protection with Heavy Load

Figure 29. Over-Voltage Protection Level 1 and 2

## **Operation Description**

The FAN23SV06A uses a constant on-time modulation architecture with a  $V_{\rm IN}$  feed-forward input to accommodate a wide  $V_{\rm IN}$  range. This method provides fixed switching frequency ( $f_{\rm SW}$ ) operation when the inductor operates in Continuous Conduction Mode (CCM) and variable frequency when operating in Pulse Frequency Mode (PFM) at light loads. Additional benefits include excellent line and load transient response, cycle-by-cycle current limiting, and no loop compensation requirement.

At the beginning of each cycle, FAN23SV06A turns on the high-side MOSFET (HS) for a fixed duration (toN). At the end of toN, HS turns off for a duration (toFF) determined by the operating conditions. Once the FB voltage (VFB) falls below the reference voltage (VREF), a new switching cycle begins.

The modulator provides a minimum off-time ( $t_{OFF-MIN}$ ) of 320 ns to provide a guaranteed interval for low-side MOSFET (LS) current sensing and PFM operation.  $t_{OFF-MIN}$  is also used to provide stability against multiple pulsing and limits maximum switching frequency during transient events.

#### **Enable**

The enable pin can be driven with an external logic signal, connected to a resistive divider from PVIN/Vin to ground to create an Under-Voltage Lockout (UVLO) based on the PVIN/VIN supply, or connected to PVIN/VIN through a single resistor to auto-enable while operating within the EN pin internal clamp current sink capability.

The EN pin can be directly driven by logic voltages of 5 V, 3.3 V, 2.5 V, etc. If the EN pin is driven by 5 V logic, a small current flows into the pin when the EN pin voltage exceeds the internal clamp voltage of 4.3 V. To eliminate clamp current flowing into the EN pin use a voltage divider to limit the EN pin voltage to < 4 V.

To implement the UVLO function based on PVIN/VIN voltage level, select values for R7 and R8 in Figure 1 such that the tap point reaches 1.26 V when  $V_{\rm IN}$  reaches the desired startup level using the following equation:

$$R7 = R8\left(\frac{V_{IN,on}}{V_{EN,on}} - 1\right) \tag{1}$$

where  $V_{IN,on}$  is the input voltage for startup and  $V_{EN,on}$  is the EN pin rising threshold of 1.26 V. With R8 selected as 10 k $\Omega$ , and  $V_{IN,on}$ =9 V the value of R7 is 61.9 k $\Omega$ .

The EN pin can be pulled high with a single resistor connected from VIN to the EN pin. With VIN > 5.5V a series resistor is required to limit the current flow into the EN pin clamp to less than 24  $\mu$ A to keep the internal clamp within normal operating range. The resistor value can be calculated from the following equation:

$$R_{EN} > \frac{V_{IN,max} - V_{EN,Clamp,min}}{22\mu A} \tag{2}$$

#### **Constant On-time Modulation**

The FAN23SV06A uses a constant on-time modulation technique, in which the HS MOSFET is turned on for a fixed time, set by the modulator, in response to the input voltage and the frequency-setting resistor. This on-time is proportional to the desired output voltage, divided by the input voltage. With this proportionality, the frequency is essentially constant over the load range where inductor current is continuous.

For buck converter in Continuous Conduction Mode (CCM), the switching frequency  $f_{SW}$  is expressed as:

$$f_{SW} = \frac{V_{OUT}}{V_{IN} \cdot t_{ON}} \tag{3}$$

The on-time generator sets the on-time  $(t_{ON})$  for the high-side MOSFET, which results in the switching frequency of the regulator during steady-state operation. To maintain a relatively constant switching frequency over a wide range of input conditions, the input voltage information is fed into the on-time generator.

ton is determined by:

$$t_{ON} = \frac{C_{tON}}{I_{tON}} \cdot 2V \tag{4}$$

where ItON is:

$$I_{tON} = \frac{1}{10} \cdot \frac{V_{IN}}{R_{FREQ}} \tag{5}$$

where  $R_{\text{FREQ}}$  is the frequency-setting resistor described in the Setting Switching Frequency section;  $C_{\text{toN}}$  is the internal 2.2 pF capacitor; and  $I_{\text{toN}}$  is the  $V_{\text{IN}}$  feed-forward current that generates the on-time.

The FAN23SV06A implements open-circuit detection on the FREQ pin to protect the output from an infinite ontime. In the event the FREQ pin is left floating, switching of the regulator is disabled. The FAN23SV06A is designed for  $V_{\text{IN}}$  input range of 7 V to 18 V and  $f_{\text{SW}}$  from 200 kHz to 1.5 MHz, resulting in an  $I_{\text{tON}}$  ratio of 1 to 16.

As the ratio of  $V_{\text{OUT}}$  to  $V_{\text{IN}}$  increases,  $t_{\text{OFF,min}}$  introduces a limit on the maximum switching frequency as calculated in the following equation, where the factor 1.2 is included in the denominator to provide some headroom for transient operation:

$$f_{SW} < \frac{\left(1 - \frac{V_{OUT}}{V_{IN,min}}\right)}{1.2 \cdot t_{OFF,min}} \tag{6}$$

#### Soft-Start (SS)

A conventional soft-start ramp is implemented to provide a controlled startup sequence of the output voltage. A current is generated on the *SS* pin to charge an external capacitor. The lesser of the voltage on the *SS* pin and the reference voltage is used for output regulation.

To reduce  $V_{OUT}$  ripple and achieve a smoother ramp of the output voltage,  $t_{ON}$  is modulated during soft-start.  $t_{ON}$  starts at 50% of the steady-state on-time (PWM Mode) and ramps up to 100% gradually.

During normal operation, the SS voltage is clamped to 400 mV above the FB voltage. The clamp voltage drops to 40 mV during an overload condition to allow the converter to recover using the soft-start ramp once the overload condition is removed. On-time modulation during SS is disabled when an overload condition exists.

To maintain a monotonic soft-start ramp, the regulator is forced into PFM Mode during soft-start. The minimum frequency clamp is disabled during soft-start.

The nominal startup time is programmable through an internal current source charging the external soft-start capacitor  $C_{\text{SS}}$ :

$$C_{SS} = \frac{I_{SS} \cdot t_{SS}}{V_{REF}} \tag{7}$$

where:

C<sub>SS</sub> = External soft-start programming capacitor;

 $I_{SS}$  = Internal soft-start charging current source, 10  $\mu$ A;

tss = Soft-start time; and

 $V_{REF} = 600 \text{ mV}$ 

For example; for 1 ms startup time, C<sub>SS</sub>=15 nF.

The soft-start option can be used for ratiometric tracking. When EN is LOW, the soft-start capacitor is discharged.

#### Startup on Pre-Bias

FAN23SV06A allows the regulator to start on a pre-bias output,  $V_{\text{OUT}}$ , and ensures  $V_{\text{OUT}}$  is not discharged during the soft-start operation. To guarantee no glitches on  $V_{\text{OUT}}$  at the beginning of the soft-start ramp, LS is disabled until the first positive-going edge of the PWM signal. The regulator is forced into PFM Mode during soft-start to ensure the inductor current remains positive, reducing the possibility of discharging the output voltage. FAN23SV06PA does not support startup with prebias on output.

#### **Internal Linear Regulator**

The FAN23SV06A includes a linear regulator to facilitate single-supply operation for self-biased applications. PVCC is the linear regulator output and supplies power to the internal gate drivers. The PVCC pin should be bypassed with a 2.2  $\mu F$  ceramic capacitor. The device can operate from a 5 V rail if the V<sub>IN</sub>, P<sub>VIN</sub>, and P<sub>VCC</sub> pins are connected together to bypass the internal linear regulator.

#### V<sub>cc</sub> Bias Supply and UVLO

The  $V_{CC}$  rail supplies power to the controller. It is generally connected to the PVCC rail through a low-pass filter of a 10  $\Omega$  resistor and 0.1  $\mu$ F capacitor to minimize any noise sources from the driver supply.

An Under-Voltage Lockout (UVLO) circuit monitors the  $V_{\text{CC}}$  voltage to ensure proper operation. Once the  $V_{\text{CC}}$  voltage is above the UVLO threshold, the part begins

operation after an initialization routine of 50  $\mu$ s. There is no UVLO circuitry on either the PVCC or  $V_{IN}$  rails.

#### **Pulse Frequency Modulation (PFM)**

One of the key benefits of using a constant on-time modulation scheme is the seamless transitions in and out of Pulse Frequency Modulation (PFM) Mode. The PWM signal is not slave to a fixed oscillator and, therefore, can operate at any frequency below the target steady-state frequency. By reducing the frequency during light-load conditions, efficiency can be significantly improved. If the PFM operation with associated frequency reduction is not desired, select the FAN23SV06PA with Forced PWM Mode.

The FAN23SV06A provides a Zero-Crossing Detector (ZCD) circuit to identify when the current in the inductor reverses direction. To improve efficiency at light load, the LS MOSFET is turned off around the zero crossing to eliminate negative current in the inductor. For predictable operation entering PFM mode the controller waits for nine consecutive zero crossings before allowing the LS MOSFET to turn off in the FAN23SV06A.

In PFM Mode,  $f_{SW}$  varies or modulates proportionally to the load; as load decreases,  $f_{SW}$  also decreases. The switching frequency, while the regulator is operating in PFM, can be expressed as:

$$f_{SW} = \frac{2 \cdot L \cdot I_{OUT}}{t_{ON}^2 \cdot (V_{IN} - V_{OUT})} \cdot \frac{V_{OUT}}{V_{IN}}$$
(8)

where L is inductance and I<sub>OUT</sub> is output load current.

#### **Minimum Frequency Clamp**

To maintain a switching frequency above the audible range, the FAN23SV06A clamps the switching frequency to a minimum value of 18 kHz. The LS MOSFET is turned on to discharge the output and trigger a new PWM cycle. The minimum frequency clamp is disabled during soft-start.

#### **Protection Features**

The converter output is monitored and protected against over-current, over-voltage, under-voltage, and high-temperature conditions.

#### **Over-Current Protection (OCP)**

The FAN23SV06A uses current information through the LS to implement valley-current limiting. While an OC event is detected, the HS is prevented from turning on and the LS is kept on until the current falls below the user-defined set point. Once the current is below the set point, the HS is allowed to turn on.

During an OC event, the output voltage may droop if the load current is greater than the current the converter is providing. If the output voltage drops below the UV threshold, an overload condition is triggered. During an overload condition, the SS clamp voltage is reduced to 40 mV and the on-time is fixed at the steady-state duration. By the nature of the control method; as  $V_{\text{OUT}}$  drops, the switching frequency is lower due to the reduced rate of inductor current decay during the off-time.

The ILIM pin has an open-detection circuit to provide protection against operation without a current limit.

#### **Under-Voltage Protection (UVP)**

If  $V_{FB}$  is below the under-voltage threshold of -11%  $V_{REF}$  (534 mV), the part enters UVP and PGOOD pulls LOW.

#### **Over-Voltage Protection (OVP)**

There are two levels of OV protection: +11% and +22%. During an over-voltage event, PGOOD pulls LOW.

When  $V_{FB}$  is > +11% of  $V_{REF}$  (666 mV), both HS and LS turn off. By turning off the LS during an OV event,  $V_{OUT}$  overshoot can be reduced when there is positive inductor current by increasing the rate of discharge. Once the  $V_{FB}$  voltage falls below  $V_{REF}$ , the latched OVP signal is cleared and operation returns to normal.

A second over-voltage detection is implemented to protect the load from more serious failure. When  $V_{FB}$  rises +22% above the  $V_{REF}$  (732 mV), the HS latches off until a power cycle on VCC and the LS is forced on until 530mV of  $V_{FB}$ .

#### **Over-Temperature Protection (OTP)**

The FAN23SV06A incorporates an over-temperature protection circuit that disables the converter when the die temperature reaches 155°C. The IC restarts when the die temperature falls below 140°C.

### **Power Good (PGOOD)**

The PGOOD pin serves as an indication to the system that the output voltage of the regulator is stable and within regulation. Whenever  $V_{\text{OUT}}$  is outside the regulation window or the regulator is at overtemperature (UV, OV, and OT), the PGOOD pin is pulled LOW.

PGOOD is an open-drain output that asserts LOW when  $V_{\text{OUT}}$  is out of regulation or when OT is detected.

## Application Information

#### **Stability**

Constant on-time stability consists of two parameters: stability criterion and sufficient signal at V<sub>FB</sub>.

Stability criterion is given by:

$$R_{ESR} \cdot C_{OUT} \gg \frac{t_{ON}}{2} \tag{9}$$

Sufficient signal requirement is given by:

$$\Delta I_{IND} \cdot R_{ESR} > \Delta V_{FB} \tag{10}$$

where  $\Delta I_{\text{IND}}$  is the inductor current ripple and  $\Delta V_{\text{FB}}$  is the ripple voltage on  $V_{\text{FB}}$ , which should be  $\geq$ 12 mV.

In certain applications, especially designs utilizing only ceramic output capacitors, there may not be sufficient ripple magnitude available on the feedback pin for stable operation. In this case, an external circuit consisting of 2 resistors (R2 and R6) and 2 capacitors (C4 and C5) can be added to inject ripple voltage into the FB pin (See Figure 1).

There are some specific considerations when selecting the RCC ripple injector circuit. For typical applications, use 4.99 k $\Omega$  for R6, the value of C4 can be selected as

0.1 µF and approximate values for R2 and C5 can be determined using the following equations.

R2 must be small enough to develop 12 mV of ripple:

$$R2 < \frac{(V_{IN} - V_{OUT}) \cdot V_{OUT}}{V_{IN} \cdot 0.012V \cdot C4 \cdot f_{SW}}$$
 (11)

R2 must be selected such that the R2C4 time constant enables stable operation:

$$R2 < \frac{0.33 \cdot 2\pi \cdot f_{SW} \cdot L_{OUT} \cdot C_{OUT}}{C4} \tag{12}$$

The minimum value of C5 can be selected to minimize the capacitive component of ripple appearing on the feedback pin:

$$C5_{\min} = \frac{L_{\text{OUT}} \cdot C_{\text{OUT}} \cdot (R3 + R4)}{R2 \cdot R3 \cdot R4 \cdot C4}$$
 (13)

Using the minimum value of C5 generally offers the best transient response, and 100 pF is a good initial value in many applications. Under some operating conditions, excessive pulse jitter may be observed. To reduce jitter and improve stability, the value of C5 can be increased:

$$C5 \ge 2 \cdot C5_{\min} \tag{14}$$

#### 5 V PV<sub>CC</sub>

The PV<sub>CC</sub> is the output of the internal regulator that supplies power to the drivers and V<sub>CC</sub>. It is crucial to keep this pin decoupled to PGND with a  $\geq 1~\mu F$  X5R or X7R ceramic capacitor. Because V<sub>CC</sub> powers internal analog circuit, it is filtered from PV<sub>CC</sub> with a 10  $\Omega$  resistor and 0.1  $\mu F$  X7R decoupling ceramic capacitor to AGND.

#### **Setting the Output Voltage (Vout)**

The output voltage  $V_{OUT}$  is regulated by initiating a high-side MOSFET on-time interval when the valley of the divided output voltage appearing at the FB pin reaches  $V_{REF}$ . Since this method regulates at the valley of the output ripple voltage, the actual DC output voltage on  $V_{OUT}$  is offset from the programmed output voltage by the average value of the output ripple voltage. The initial  $V_{OUT}$  setting of the regulator can be programmed from 0.6 V to 5.5 V by an external resistor divider (R3 and R4):

$$R4 = \frac{R3}{\left(\frac{V_{OUT}}{V_{REF}}\right) - 1} \tag{15}$$

where  $V_{REF}$  is 600 mV.

For example; for 1.2 V  $V_{OUT}$  and 10  $k\Omega$  R3, then R4 is 10  $k\Omega$ . For 600 mV  $V_{OUT}$ , R4 is left open.  $V_{FB}$  is trimmed to a value of 596 mV when  $V_{REF}$ =600 mV, so the the final output voltage, including the effect of the output ripple voltage, can be approximated by the equation:

$$V_{OUT} = V_{FB} \cdot \left[ 1 + \frac{R3}{R4} \right] + \left[ \frac{V_{rip}}{2} \right]$$
 (16)

#### Setting the Switching Frequency (f<sub>sw</sub>)

f<sub>SW</sub> is programmed through external R<sub>FREQ</sub> as follows:

$$R_{FREQ} = \frac{V_{OUT}}{20 \cdot C_{tON} \cdot f_{SW}} \tag{17}$$

where  $C_{tON}$ =2.2 pF internal capacitor that generates  $t_{ON}$ . For example; for  $f_{SW}$ =500 kHz and  $V_{OUT}$ =1.2 V, select a standard resistor value for  $R_{FREQ}$ =54.9 k $\Omega$ .

#### **Inductor Selection**

The inductor is typically selected based on the ripple current ( $\Delta I_L$ ), which is usually selected as 25% to 45% of the maximum DC load. The inductor current rating should be selected such that the saturation and heating current ratings exceed the intended currents encountered in the application over the expected temperature range of operation. Regulators that require fast transient response use smaller inductance and higher current ripple; while regulators that require higher efficiency keep ripple current on the low side.

The inductor value is given by:

$$L = \frac{(V_{IN} - V_{OUT})}{\Delta I_L \cdot f_{SW}} \cdot \frac{V_{OUT}}{V_{IN}}$$
(18)

For example: for 12 V  $V_{IN}$ , 1.2 V  $V_{OUT}$ , 6 A load, 30%  $\Delta I_L$ , and 500 kHz  $f_{SW}$ ; L is 1.2  $\mu H$ .

#### **Input Capacitor Selection**

Input capacitor  $C_{\text{IN}}$  is selected based on voltage rating, RMS current  $I_{\text{CIN}(\text{RMS})}$  rating, and capacitance. For capacitors having DC voltage bias derating, such as ceramic capacitors, higher rating is strongly recommended. RMS current rating is given by:

$$I_{CIN(RMS)} = I_{LOAD-MAX} \cdot \sqrt{D \cdot (1-D)}$$
 (19)

where  $I_{LOAD-MAX}$  is the maximum load current and D is the duty cycle  $V_{OUT}/V_{IN}$ . The maximum  $I_{CIN(RMS)}$  occurs at 50% duty cycle.

The capacitance is given by:

$$C_{IN} = \frac{I_{LOAD-MAX} \cdot D \cdot (1 - D)}{f_{SW} \cdot \Delta V_{IN}}$$
 (20)

where  $\Delta V_{IN}$  is input voltage ripple, normally 1% of  $V_{IN}$ .

For example; for  $V_{IN}$ =12 V,  $\Delta V_{IN}$ =120 mV,  $V_{OUT}$ =1.2 V, 6 A load, and  $f_{SW}$ =500 kHz;  $C_{IN}$  is 9  $\mu$ F and  $I_{CIN(RMS)}$  is 1.8  $A_{RMS}$ . Select two 10  $\mu$ F 25 V-rated ceramic capacitors with X7R or similar dielectric, recognizing that the capacitor DC bias characteristic indicates that the capacitance value falls approximately 40% at  $V_{IN}$ =12 V, with a resultant small increase in  $\Delta V_{IN}$  ripple voltage above 120 mV used in the calculation. Also, the 10  $\mu$ F X7R capacitor can carry over 3  $A_{RMS}$  in the frequency range from 100 kHz to 1 MHz, exceeding the input capacitor current rating requirements. An additional 0.1  $\mu$ F capacitor may be needed to suppress noise generated by high-frequency switching transitions.

#### **Output Capacitor Selection**

Output capacitor  $C_{\text{OUT}}$  is also selected based on voltage rating, RMS current  $I_{\text{COUT}(\text{RMS})}$  rating, and capacitance. For capacitors having DC voltage bias derating, such as ceramic capacitors, higher rating is highly recommended.

When calculating  $C_{\text{OUT}}$ , usually the dominant requirement is the current load step transient. If the unloading transient requirement ( $I_{\text{OUT}}$  transitioning from HIGH to LOW), is satisfied, the load transient ( $I_{\text{OUT}}$  transitioning LOW to HIGH), is also usually satisfied. The unloading  $C_{\text{OUT}}$  calculation, assuming  $C_{\text{OUT}}$  has negligible parasitic resistance and inductance in the circuit path, is given by:

$$C_{OUT} = L \cdot \frac{I_{MAX}^2 - I_{MIN}^2}{(V_{OUT} + \Delta V_{OUT})^2 - V_{OUT}^2}$$
(21)

where  $I_{MAX}$  and  $I_{MIN}$  are maximum and minimum load steps, respectively, and  $\Delta V_{OUT}$  is the voltage overshoot, usually specified at 3 to 5%.

For example: for  $V_{IN}$ =12 V,  $V_{OUT}$ =1.2 V, 4 A  $I_{MAX}$ , 2 A  $I_{MIN}$ ,  $f_{SW}$ =500 kHz,  $I_{OUT}$ =1.2  $\mu H$ , and 3%  $\Delta V_{OUT}$  ripple of 36 mV; the  $I_{OUT}$  value is calculated to be 164  $\mu F$ . This capacitor requirement can be satisfied using four 47  $\mu F$ , 6.3 V-rated X5R ceramic capacitors. This calculation applies for load current slew rates that are faster than the inductor current slew rate, which can be defined as  $I_{OUT}/I_{DUT}/I_{DUT}$  during the load current removal. For reduced-load-current slew rates and/or reduced transient requirements, the output capacitor value may be reduced and comprised of low-cost 22  $I_{DUT}$  repactions.

#### Setting the Current Limit

Current limit is implemented by sensing the inductor valley current across the LS MOSFET  $V_{DS}$  during the LS on-time. The current-limit comparator prevents a new on-time from being started until the valley current is less than the current limit.

The set point is configured by connecting a resistor from the ILIM pin to the SW pin. A trimmed current is output onto the ILIM pin, which creates a voltage across the resistor. When the voltage on ILIM goes negative, an over-current condition is detected.

R<sub>ILIM</sub> is calculated by:

$$R_{ILIM} = 1.02 \cdot K_{ILIM} \cdot I_{VALLEY} \tag{22}$$

where  $K_{\text{ILIM}}$  is the current source scale factor and  $I_{\text{VALLEY}}$  is the inductor valley current when the current limit threshold is reached. The factor 1.02 accounts for the temperature offset of the LS MOSFET compared to the control circuit.

With the constant on-time architecture, HS is always turned on for a fixed on-time. This determines the peak-to-peak inductor current.

Current ripple  $\Delta I$  is given by:

$$\Delta I_L = \frac{(V_{IN} - V_{OUT}) \cdot t_{ON}}{L} \tag{23}$$

From the equation above, the worst-case ripple occurs during an output short circuit (where  $V_{\text{OUT}}$  is 0 V). This should be taken into account when selecting the current limit set point.

The FAN23SV06A uses valley-current sensing; the current limit ( $I_{\rm ILIM}$ ) set point is the valley ( $I_{\rm VALLEY}$ ).

The valley current level for calculating R<sub>ILIM</sub> is given by:

$$I_{VALLEY} = I_{LOAD\ (CL)} - \frac{\Delta I_L}{2} \tag{24}$$

where  $I_{\text{LOAD}\ (\text{CL})}$  is the DC load current when the current limit threshold is reached.

For example: In a converter designed for 6 A steady-state operation and 1.8 A current ripple, the current-limit threshold could be selected at 120% of  $I_{LOAD,(SS)}$  to accommodate transient operation and inductor value decrease under loading. As a result;  $I_{LOAD,(MAX)}$  is 7.2 A,  $I_{VALLEY}$ =6.3 A, and  $R_{ILIM}$  is selected as the standard value of 1.50 k $\Omega$ .

#### **Boot Resistor**

In some applications, especially with higher input voltage, the  $V_{\text{SW}}$  ring voltage may exceed derating guidelines of 80% to 90% of absolute rating for  $V_{\text{SW}}$ . In this situation a resistor can be connected in series with boot capacitor (C3 in Figure 1) to reduce the turn-on speed of the high side MOSFET to reduce the amplitude of the  $V_{\text{SW}}$  ring voltage.

# Printed Circuit Board (PCB) Layout Guidelines

The following points should be considered before beginning a PCB layout using the FAN23SV06A /FAN23SV06PA. A sample PCB layout from the evaluation board is shown in Figure 30-Figure 33 following the layout guidelines.

Power components consisting of the input capacitors, output capacitors, inductor, and FAN23SV06A /FAN23SV06PA device should be placed on a common side of the pcb in close proximity to each other and connected using surface copper. Sensitive analog components including SS, FB, ILIM, FREQ, and EN should be placed away from the high-voltage switching circuits such as SW and BOOT, and connected to their respective pins with short traces.

The inner PCB layer closest to the FAN23SV06A /FAN23SV06PA device should have Power Ground (PGND) under the power processing portion of the device (PVIN, SW, and PGND). This inner PCB layer should have a separate Analog Ground (AGND) under the P1 pad and the associated analog components.

AGND and PGND should be connected together near the IC between PGND pins 18-21 and AGND pin 23 which connects to P1 thermal pad.

The AGND thermal pad (P1) should be connected to AGND plane on inner layer using four 0.25 mm vias spread under the pad. No vias are included under PVIN (P2) and SW (P3) to maintain the PGND plane under the power circuitry intact.

Power circuit loops that carry high currents should be arranged to minimize the loop area. Primary focus should be directed to minimize the loop for current flow from the input capacitor to PVIN, through the internal MOSFETs, and returning to the input capacitor. The input capacitor should be placed as close to the PVIN terminals as possible.

The current return path from PGND at the low-side MOSFET source to the negative terminal of the input capacitor can be routed under the inductor and also through vias that connect the input capacitor and low-side MOSFET source to the PGND region under the power portion of the IC.

The SW node trace which connects the source of the high-side MOSFET and the drain of the low-side MOSFET to the inductor should be short and wide.

To control the voltage across the output capacitor, the output voltage divider should be located close to the FB pin, with the upper FB voltage divider resistor connected to the positive side of the output capacitor, and the bottom resistor should be connected to the AGND portion of the FAN23SV06A /FAN23SV06PA device.

When using ceramic capacitor solutions with external ramp injection circuitry (R2, C4, C5 in Figure 1), R2 and C4 should be connected near the inductor, and coupling capacitor C5 should be placed near FB pin to minimize FB pin trace length.

Decoupling capacitors for PVCC and VCC should be located close to their respective device pins.

SW node connections to BOOT, ILIM, and ripple injection resistor R2 should be through separate traces.




Figure 30. Evaluation Board Top Layer Copper




Figure 31. Evaluation Board Inner Layer 1 Copper




Figure 32. Evaluation Board Inner Layer 2 Copper






Figure 33. Evaluation Board Bottom Layer Copper



- ASME Y14.5M-2009.
- E) DRAWING FILE NAME: MKT-PQFN34AREV2
- F) FAIRCHILD SEMICONDUCTOR



LAND PATTERN RECOMMENDATION

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative