

# FAN48610 2.5 MHz, Fixed-Output Synchronous TinyBoost® Regulator

# Features

- Input Voltage Range: 2.35 V to 5.50 V
- Output Voltages Range: 3.0 V to 5.0 V
- $I_{OUT} \ge 1 \text{ A at } V_{OUT} = 5.0 \text{ V}, V_{IN} \ge 2.5 \text{ V}$
- I<sub>OUT</sub> ≥ 1.5 A at V<sub>OUT</sub> =5.0 V, V<sub>IN</sub> ≥ 3.0 V
- Up to 94% Efficient
- Automatic Pass-Through Operation when V<sub>IN</sub> > V<sub>OUT</sub>
- Internal Synchronous Rectification
- Soft-Start with True Load Disconnect
- Short-Circuit Protection
- 9-Bump, 1.215 mm x 1.215 mm, 0.4 mm Pitch WLCSP
- Three External Components: 2016 0.47 µH Inductor, 0603 Case Size Input / Output Capacitors
- Total Application Board Solution Size: < 11 mm<sup>2</sup>

# Applications

- Class-D Audio Amplifier and USB OTG Supply
- Boost for Low-Voltage Li-Ion Batteries
- Smart Phones, Tablets, Portable Devices

# Description

The FAN48610 is a low-power boost regulator designed to provide a minimum voltage-regulated rail from a standard single-cell Li-lon battery and advanced battery chemistries. Even below the minimum system battery voltage, the device maintains the output voltage regulation for a minimum output load current of 1.0 A. The combination of built-in power transistors, synchronous rectification, and low supply current suit the FAN48610 for battery-powered applications.

The FAN48610 is available in a 9-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).




Figure 1. Typical Application

# **Ordering Information**

Part Number	V <sub>OUT</sub>	Operating Temp	Package	Packing <sup>(1)</sup>
FAN48610UC50X	5.0 V	-40°C to 85°C	WLCSP, 0.4 mm Pitch	Tape and Reel
FAN48610BUC50X <sup>(2)</sup>	5.0 V	-40°C to 85°C	WLCSP, 0.4 mm Pitch	Tape and Reel

### Notes:

- 1. Please refer to Application Note AN-6054 Tape and Reel Specifications on www.fairchildsemi.com.
- 2. The FAN48610BUC50X includes backside lamination.

# **Block Diagrams**




Figure 2. IC Block Diagram

### Table 1. Recommended Components

Component	Description	Vendor	Parameter	Тур.	Unit
		Toko: DFE201612C	L	0.47	μH
L1	0.47 µH, 30%, 2016	DFR201612C Cyntec: PIFE20161B	DCR (Series R)	40	mΩ
C <sub>IN</sub>	10 µF, 10%, 6.3 V, X5R, 0603	Murata: GRM188R60J106K TDK: C1608X5R0J106K	С	10	μF
Cout	22 µF, 20%, 6.3 V, X5R, 0603	TDK: C1608X5R0J226M	С	22	μF

# **Pin Configuration**




Figure 3. Top View

# (A3) (A2) (A1) (B3) (B2) (B1) (C3) (C2) (C1)

### **Pin Definitions**

Pin #	Name	Description			
A1, A2	VOUT	Output Voltage. This pin is the output voltage terminal; connect directly to COUT.			
A3	VIN	Input Voltage. Connect to Li-lon battery input power source and the bias supply for the gate drivers.			
B1, B2	SW	Switching Node. Connect to inductor.			
B3	EN	Enable. When this pin is HIGH, the circuit is enabled.			
C1, C2	PGND	<b>Power Ground</b> . This is the power return for the IC. C <sub>OUT</sub> capacitor should be returned with the shortest path possible to these pins.			
C3	AGND	<b>Analog Ground</b> . This is the signal ground reference for the IC. All voltage levels are measured with respect to this pin – connect to PGND at a single point.			

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Min.	Max.	Unit
V <sub>IN</sub>	Voltage on VIN Pin			-0.3	6.0	V
Vout	Voltage on VOUT Pin				6.0	V
014/	SW/ Node	DC		-0.3	6.0	V
SW	SW Node	Transient: 10 r	ns, 3 MHz	-1.0	8.0	V
	Voltage on Other Pins			-0.3	6.0 <sup>(3)</sup>	V
	Electrostatic Discharge Protection Level Human Body Model per JESD22-A114 Charged Device Model per JESD22-C10		Model per JESD22-A114	5		- kV
ESD			ce Model per JESD22-C101	2		
TJ	Junction Temperature		-40	+150	°C	
T <sub>STG</sub>	Storage Temperature		-65	+150	°C	
TL	Lead Soldering Temperature, 10 Seconds				+260	°C

Note:

3. Lesser of 6.0 V or  $V_{IN}$  + 0.3 V.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>IN</sub>	Supply Voltage	2.5	4.5	V
I <sub>OUT</sub>	Maximum Output Current	1000		mA
T <sub>A</sub>	Ambient Temperature	-40	+85	°C
TJ	Junction Temperature	-40	+125	°C

# **Thermal Properties**

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards with vias in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature,  $T_{J(max)}$ , at a given ambient temperature,  $T_A$ .

Symbol	Parameter	Typical	Unit
ΘJA	Junction-to-Ambient Thermal Resistance	50	°C/W

# **Electrical Specifications**

Recommended operating conditions, unless otherwise noted, circuit per Figure 1,  $V_{OUT}$ = 3.0 V to 5.0 V,  $V_{IN}$  = 2.5 V to 4.5 V,  $T_A$  = -40°C to 85°C. Typical values are given  $V_{IN}$  = 3.6 V and  $T_A$  = 25°C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Power Su	oply					1
		V <sub>IN</sub> =3.6 V, I <sub>OUT</sub> =0, EN= V <sub>IN</sub>		85	125	
Ι <sub>Q</sub>	V <sub>IN</sub> Quiescent Current	Shutdown: EN=0, V <sub>IN</sub> =3.6 V		3	10	μA
VUVLO	Under-Voltage Lockout	V <sub>IN</sub> Rising		2.2	2.3	V
$V_{\text{UVLO}\_\text{HYS}}$	Under-Voltage Lockout Hysteresis			150		mV
Inputs				•		
V <sub>IH</sub>	Enable HIGH Voltage		1.05			V
V <sub>IL</sub>	Enable LOW Voltage				0.4	V
I <sub>PD</sub>	Current Sink Pull-Down	EN Pin, Logic HIGH		100		nA
R <sub>LOW</sub>	Low-State Active Pull-Down	EN Pin, Logic LOW	200	300	400	kΩ
Outputs						-
V <sub>REG</sub>	Output Voltage Accuracy DC <sup>(4)</sup>	Referred to V <sub>OUT</sub>	-2		4	%
I <sub>LK_OUT</sub>	VIN -to-VOUT Leakage Current	V <sub>OUT</sub> =0, EN=0, V <sub>IN</sub> =4.2 V			1	μA
I <sub>LK</sub>	VOUT-to-VIN Reverse Leakage Current	V <sub>OUT</sub> =5.0 V, EN=0, V <sub>IN</sub> =2.5V			3.5	μA
V <sub>TRSP</sub>	Output Voltage Accuracy Transient <sup>(5)</sup>	Referred to VOUT, 50-500 mA Load Step	-5		5	%
Timing				•		
f <sub>SW</sub>	Switching Frequency	V <sub>IN</sub> =3.6 V, V <sub>OUT</sub> =5.0 V, Load=1000 mA	2.0	2.5	3.0	MHz
t <sub>SS</sub>	Soft-Start EN HIGH to Regulation	50 $\Omega$ Load, V <sub>OUT</sub> = 5.0 V		600		μS
t <sub>RST</sub>	FAULT Restart Timer			20		ms
Power S	tage			•		
R <sub>DS(ON)N</sub>	N-Channel Boost Switch R <sub>DS(ON)</sub>	V <sub>IN</sub> =3.6 V, V <sub>OUT</sub> =5.0 V		80	130	mΩ
R <sub>DS(ON)P</sub>	P-Channel Sync. Rectifier RDS(ON)	V <sub>IN</sub> =3.6 V, V <sub>OUT</sub> =5.0 V		65	115	mΩ
$I_{V\_LIM}$	Boost Valley Current Limit	V <sub>OUT</sub> =5.0 V	1	3.0		Α
V_LIM_SS	Boost Soft-Start Valley Current Limit	VIN <vout <="" mode<="" ss="" td="" vout_target,=""><td></td><td>1.7</td><td></td><td>Α</td></vout>		1.7		Α
V <sub>OCP</sub>	OCP Comparator Threshold	V <sub>IN</sub> =5.0 V, V <sub>IN</sub> -V <sub>OUT</sub>		300		mV
V <sub>MIN_1.0A</sub>	Minimum V <sub>IN</sub> for 1000 mA Load	V <sub>OUT</sub> =5.0 V		2.5		V
V <sub>MIN_1.5A</sub>	Minimum V <sub>IN</sub> for 1500 mA Load	V <sub>OUT</sub> =5.0 V		3.0		V
T <sub>150T</sub>	Over-Temperature Protection (OTP)			150		°C
T <sub>150H</sub>	OTP Hysteresis			20		°C

### Notes:

4. DC I<sub>LOAD</sub> from 0 to 1 A. V<sub>OUT</sub> measured from mid-point of output voltage ripple. Effective capacitance of  $C_{OUT} \ge 3 \mu F$ .

5. Guaranteed by design and characterization; not tested in production.

# **Typical Characteristics**

Unless otherwise specified;  $V_{IN}$  = 3.6 V,  $V_{OUT}$  = 5.0 V,  $T_A$  = 25°C, and circuit and components according to Figure 1.




Figure 5. Efficiency vs. Load Current and Input Voltage,  $V_{OUT}$ =3.5 V





Figure 7. Efficiency vs. Load Current and Input Voltage






Figure 6. Efficiency vs. Load Current and Temperature,  $V_{\text{IN}}{=}3.0$  V,  $V_{\text{OUT}}{=}3.5$  V




Figure 8. Efficiency vs. Load Current and Temperature




Figure 9. Efficiency vs. Input Voltage and Output Voltage, Figure 10. Efficiency vs. Input Voltage and Output Voltage, 200 mA Load 1000 mA Load

# **Typical Characteristics**

Unless otherwise specified;  $V_{IN} = 3.6 V$ ,  $V_{OUT} = 5.0 V$ ,  $T_A = 25^{\circ}C$ , and circuit and components according to Figure 1.




Figure 11. Output Regulation vs. Load Current and Input Voltage (Normalized to 3.6 V<sub>IN</sub>, 500 mA Load)




Figure 13. Quiescent Current vs. Input Voltage, Temperature, V<sub>OUT</sub>=5.0 V




Figure 15. Output Ripple vs. Load Current and Input Voltage




Figure 12. Output Regulation vs. Load Current and Temperature (Normalized to 3.6 V<sub>IN</sub>, 500 mA Load,  $T_A=25$ °C)




Figure 14. Quiescent Current vs. Input Voltage, Temperature, V<sub>OUT</sub>=3.5 V




Figure 16. Frequency vs. Load Current and Input Voltage




Figure 22. Simultaneous Line / Load Transient, 3.3-3.9  $V_{\mbox{\tiny IN}},$  10  $\mu s$  Edge, 500-1000 mA Load, 100 ns Edge

### **Typical Characteristics** Unless otherwise specified; V<sub>IN</sub> = 3.6 V, V<sub>QUT</sub> = 5.0 V, T<sub>A</sub> = 25°C, and circuit and components according to Figure 1. VOUT VOUT I OUT (10A/V) I OUT(10A/V) 4.0ns/pt M 20.0µs 250MS/s A Ch3 / 22.4mV 20.0mV Ω Bw 100mV Q Bw 50.0mV Ω Bw Ch3 Ch4 Ch3 Ch4 200mV Q Bw Figure 23. Load Transient, 100-500 mA, 100 ns Edge, V<sub>IN</sub>=3 V, V<sub>OUT</sub>=3.5 V V<sub>IN</sub>=3 V, V<sub>OUT</sub>=3.5 V






Figure 25. Line Transient, 3.0-3.6 V<sub>IN</sub>, 10 µs Edge, 500 mA Load, Vout=3.5 V








Figure 24. Load Transient, 500-1000 mA, 100 ns Edge,






Figure 26. Line Transient, 3.3-3.9 V<sub>IN</sub>, 10 µs Edge, 500 mA Load, Vout=5.0 V





# **Circuit Description**

FAN48610 is a synchronous boost regulator, typically operating at 2.5 MHz in Continuous Conduction Mode (CCM), which occurs at moderate to heavy load current and low V<sub>IN</sub> voltages. The regulator's Pass-Through Mode automatically activates when V<sub>IN</sub> is above the boost regulator's set point.

Table 2.	Operating	Modes
----------	-----------	-------

Mode	Description	Invoked When:
LIN	Linear Startup	$V_{IN} > V_{OUT}$
SS	Boost Soft-Start	$V_{IN} < V_{OUT} < V_{OUT(TARGET)}$
BST	Boost Operating Mode	Vout= Vout(target)
PT	Pass-Through Mode	$V_{IN} > V_{OUT(TARGET)}$

### **Boost Mode Regulation**

The FAN48610 uses a current-mode modulator to achieve excellent transient response and smooth transitions between CCM and DCM operation. During CCM operation, the device maintains a switching frequency of about 2.5 MHz. In light-load operation (DCM), frequency is naturally reduced to maintain high efficiency.

### Shutdown and Startup

When EN is LOW, all bias circuits are off and the regulator is in Shutdown Mode. During shutdown, current flow is prevented from VIN to VOUT, as well as reverse flow from VOUT to VIN. It is recommended to keep load current draw below 500 mA until the devices successfully executes startup. The following table describes the startup sequence.

Start Mode	Entry	Exit	End Mode	Timeout (µs)
LIN1	V <sub>IN</sub> > V <sub>UVLO</sub> , EN=1	V <sub>OUT</sub> > V <sub>IN</sub> - 300 mV	SS	
		TIMEOUT	LIN2	512
LIN2	LIN1 Exit	V <sub>OUT</sub> > V <sub>IN</sub> - 300 mV	SS	
		TIMEOUT	FAULT	1024
SS	LIN1 or LIN2	Vout=Vout(targ Et)	BST	
	Exit	OVERLOAD TIMEOUT	FAULT	64

### Table 3. Boost Startup Sequence

### LIN Mode

When EN is HIGH and  $V_{IN} > V_{UVLO}$ , the regulator first attempts to bring  $V_{OUT}$  within 300 mV of  $V_{IN}$  by using the internal fixed-current source from VIN (Q2). The current is limited to the LIN1 set point.

If  $V_{\text{OUT}}$  reaches  $V_{\text{IN}}\text{-}300$  mV during LIN1 Mode, the SS Mode is initiated. Otherwise, LIN1 times out after 512  $\mu s$  and LIN2 Mode is entered.

In LIN2 Mode, the current source is incremented to 1.6 A. If  $V_{OUT}$  fails to reach  $V_{IN}$ -300 mV after 1024  $\mu$ s, a fault condition is declared and the device waits 20 ms to attempt an automatic restart.

### Soft-Start (SS) Mode

Upon the successful completion of LIN Mode ( $V_{OUT} \ge V_{IN}$ -300 mV), the regulator begins switching with boost pulses current limited to 50% of nominal level.

During SS Mode, if  $V_{OUT}$  fails to reach regulation during the SS ramp sequence for more than 64  $\mu$ s, a fault is declared. If large  $C_{OUT}$  is used, the reference is automatically stepped slower to avoid excessive input current draw.

### Boost (BST) Mode

This is a normal operating mode of the regulator.

### Pass-Through (PT) Mode

In normal operation, the device automatically transitions from Boost Mode to Pass-Through Mode if V<sub>IN</sub> goes above the target V<sub>OUT</sub>. In Pass-Through Mode, the device fully enhances Q2 to provide a very low impedance path from VIN to VOUT. Entry to the Pass-Through Mode is triggered by condition where V<sub>IN</sub> > V<sub>OUT</sub> and no switching has occurred during the past 5  $\mu$ s. To soften the entry into Pass-Through Mode, Q2 is driven as a linear current source for the first 5  $\mu$ s. Pass-Through Mode exit is triggered when V<sub>OUT</sub> reaches the target V<sub>OUT</sub> voltage. During Automatic Pass-Through Mode, the device is short-circuit protected by a voltage comparator tracking the voltage drop from V<sub>IN</sub> to V<sub>OUT</sub>; if the drop exceeds 300 mV, a fault is declared.

### Fault State

The regulator enters Fault State under any of the following conditions:

- V<sub>OUT</sub> fails to achieve the voltage required to advance from LIN Mode to SS Mode.
- V<sub>OUT</sub> fails to achieve the voltage required to advance from SS Mode to BST Mode.
- Boost current limit triggers for 2 ms during BST Mode.
- V<sub>IN</sub> V<sub>OUT</sub> > 300 mV; this fault can occur only after successful completion of the soft-start sequence.
- $V_{IN} < V_{UVLO}$ .

Once a fault is triggered, the regulator stops switching and presents a high-impedance path between VIN and VOUT. After waiting 20 ms, an automatic restart is attempted.


### **Over-Temperature**


The regulator shuts down if the die temperature exceeds 150°C. Restart occurs when the IC has cooled by approximately 20°C.

# **Application Information**

# Output Capacitance (COUT)

The effective capacitance  $(C_{\text{EFF}}^{(6)})$  of small, high-value ceramic capacitors decreases as their bias voltage increases, as illustrated in the graph below:





FAN48610 is guaranteed for stable operation with the minimum value of  $C_{\text{EFF}}\left(C_{\text{EFF}(MIN)}\right)$  outlined in Table 4.

Table 4. Minimum C<sub>EFF</sub> Required for Stability

Оре			
V <sub>оит</sub> (V)	V <sub>IN</sub> (V)	I <sub>LOAD</sub> (mA)	(μF)
5.0	2.5 to 4.5	0 to 1000	3.0

Note:

6. C<sub>EFF</sub> varies by manufacturer, capacitor material, and case size.

### **Inductor Selection**

Recommended nominal inductance value is 0.47  $\mu\text{H}.$ 

The FAN48610 employs valley-current limiting, so peak inductor current can reach 3.8 A for a short duration during overload conditions. Saturation effects cause the inductor current ripple to become higher under high loading, as only the valley of the inductor current ripple is controlled.

### Startup

Input current limiting is in effect during soft-start, which limits the current available to charge  $C_{OUT}$  and any additional capacitance on the  $V_{OUT}$  line. If the output fails to achieve regulation within the limits described in the Soft-Start section above, a fault occurs, causing the circuit to shut down. It waits about 20 ms before attempting a restart. If the total combined output capacitance is very high, the circuit may not start on the first attempt, but eventually achieves regulation if no load is present. If a high current load and high capacitance are both present during soft-start, the circuit may fail to achieve regulation and continually attempt soft-start, only to have the output capacitance discharged by the load when in Fault State.

# **Output Voltage Ripple**

Output voltage ripple is inversely proportional to  $C_{\rm OUT}.$  During  $t_{\rm ON},$  when the boost switch is on, all load current is supplied by  $C_{\rm OUT}.$ 

$$V_{RIPPLE(P-P)} = t_{ON} \bullet \frac{I_{LOAD}}{C_{OUT}}$$
 EQ. 1

and

1

$$t_{ON} = t_{SW} \bullet D = t_{SW} \bullet \left(1 - \frac{V_{IN}}{V_{OUT}}\right)$$
 EQ. 2

therefore:

$$V_{RIPPLE(P-P)} = t_{SW} \bullet \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \bullet \frac{I_{LOAD}}{C_{OUT}}$$
 EQ. 3

$$t_{SW} = \frac{1}{f_{SW}}$$
 EQ. 4

The maximum  $V_{\text{RIPPLE}}$  occurs when  $V_{\text{IN}}$  is minimum and  $I_{\text{LOAD}}$  is maximum. For better ripple performance, more output capacitance can be added.

# Layout Recommendations

The layout recommendations below highlight various topcopper pours by using different colors.

To minimize spikes at VOUT,  $C_{\text{OUT}}$  must be placed as close as possible to PGND and VOUT, as shown below.

For thermal reasons, it is suggested to maximize the pour area for all planes other than SW. Especially the ground pour should be set to fill all available PCB surface area and tied to internal layers with a cluster of thermal vias.





Figure 30. Layout Recommendation



Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <u>http://www.fairchildsemi.com/dwg/UC/UC009Ak.pdf</u>

### **Product-Specific Dimensions**

Product	D	E	X	Y
FAN48610UC50X	1.215 ±0.030 mm	1.215 ±0.030 mm	0.02075 mm	0.02075 mm
FAN48610BUC50X	1.215 ±0.030 mm	1.215 ±0.030 mm	0.02075 mm	0.02075 mm

# FAIRCHILD

SEMICONDUCTOR

### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ AX-CAP®\* BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLTT CTL™ Current Transfer Logic™ DEUXPEED Dual Cool™ EcoSPARK<sup>®</sup> EfficientMax<sup>™</sup> **ESBC™** R E airchild® Fairchild Semiconductor®

FACT\_Quiet Series™

FACT

FAST®

**FPS™** 

FastvCore™

**FETBench™** 

**FRFET®** Global Power Resource<sup>s</sup> GreenBridge™ Green FPS™ Green FPS™ e-Series™ Gmax™ GTO™ IntelliMAX™ ISOPLANAR<sup>™</sup> Making Small Speakers Sound Louder and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver<sup>®</sup> OptoHiT™ OPTOLOGIC<sup>®</sup> OPTOPLANAR®

F-PFS™

PowerTrench<sup>®</sup> PowerXS™ Programmable Active Droop™ QFET QSTM. Quiet Series™ RapidConfigure™ Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ Solutions for Your Success™ SPM® **STEALTH™** SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS<sup>®</sup> SvncFET™

Sync-Lock™ System General® TinyBoost® TinyBuck®

TinyCalc<sup>TM</sup> TinyLogic<sup>®</sup> TINYOPTO<sup>TM</sup> TinyPower<sup>TM</sup> TinyVMT<sup>M</sup> TinyWre<sup>TM</sup> TranSiC<sup>TM</sup> TriFault Detect<sup>TM</sup> TRUECURRENT<sup>®</sup>\*



UHC<sup>™</sup> Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XS™

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address ary warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

### PRODUCT STATUS DEFINITIONS

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 166

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor:FAN48610UC50XFAN48610BUC50X