

November 2009

# **FAN4931** Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifier

#### **Features**

- 200µA Supply Current per Amplifier
- 3.7MHz Bandwidth
- Output Swing to within 10mV of Either Rail
- Input Voltage Range Exceeds the Rails
- 3V/µs Slew Rate
- 25nV/√Hz Input Voltage Noise
- FAN4931 Competes with LMV931; Available in SC70-5 Package
- Fully Specified at +2.7V and +5V Supplies

### **Applications**

- Portable / Battery-Powered Applications
- PCMCIA, USB
- Mobile Communications, Cellular Phones, Pagers
- Notebooks and PDAs
- Sensor Interface
- A/D Buffer
- Active Filters
- Signal Conditioning
- Portable Test Instruments

### **Description**

FAN4931 is an ultra-low cost voltage feedback amplifier with CMOS inputs that consumes only 200µA of supply current, while providing ±33mA of output short-circuit current. This amplifier is designed to operate from 2.5V to 5V supplies. The common-mode voltage range extends beyond the negative and positive rails.

The FAN4931 is designed on a CMOS process and provides 3.7MHz of bandwidth and 3V/µs of slew rate at a supply voltage of 5V. The combination of low power, rail-to-rail performance, low-voltage operation, and tiny package options make this amplifier well suited for use in general-purpose and battery-powered applications.




Figure 1. Frequency vs. Gain

### **Ordering Information**

| Part Number | Operating Temperature Range | Package             | <b>©</b> Eco Status | Packing<br>Method    |
|-------------|-----------------------------|---------------------|---------------------|----------------------|
| FAN4931IP5X | -40 to +85°C                | 5-Lead SC70 Package | Green               | Tape and Reel (3000) |

For Fairchild's definition of Eco Status, please visit: <a href="http://www.fairchildsemi.com/company/green/rohs\_green.html">http://www.fairchildsemi.com/company/green/rohs\_green.html</a>.

### **Typical Application**




Figure 2. Typical Application

# **Pin Configurations**




Figure 3. Pin Assignments

### **Pin Assignments**

| Pin# | Name            | Description     |
|------|-----------------|-----------------|
| 1    | +IN             | Positive Input  |
| 2    | -Vs             | Negative Supply |
| 3    | -IN             | Negative Input  |
| 4    | $V_{OUT}$       | Output          |
| 5    | +V <sub>S</sub> | Positive Supply |

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if operating conditions are not exceeded.

| Symbol           | Parameter                          |                                      |      | Max.                 | Unit |
|------------------|------------------------------------|--------------------------------------|------|----------------------|------|
| Vcc              | Supply Voltage                     |                                      | 0    | 6                    | V    |
| $V_{IN}$         | Input Voltage Range                |                                      |      | +V <sub>S</sub> +0.5 | V    |
| $T_J$            | Junction Temperature               |                                      | +150 | °C                   |      |
| T <sub>STG</sub> | Storage Temperature                | -65                                  | +150 | °C                   |      |
| TL               | Lead Soldering, 10 Seconds         |                                      | +300 | °C                   |      |
| $\Theta_{JA}$    | Thermal Resistance <sup>(1)</sup>  |                                      | 331  | °C/W                 |      |
| ESD              | Electrostatic Discharge Canability | Human Body Model,<br>JESD22-A114     | 5    |                      | kV   |
| EOD              | Electrostatic Discharge Capability | Charged Device Model,<br>JESD22-C101 |      | 2                    | ΚV   |

#### Note:

1. Package thermal resistance JEDEC standard, multi-layer test boards, still air.

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol         | Parameter                   | Min. | Max. | Unit |
|----------------|-----------------------------|------|------|------|
| +Vs            | Supply Voltage              | 2.30 | 5.25 | V    |
| T <sub>A</sub> | Operating Temperature Range | -40  | +85  | °C   |

### **Electrical Specifications at +2.7V**

 $V_S \!\!=\!\! +2.7 V,~G \!\!=\!\! 2,~R_L \!\!=\!\! 10 k\Omega$  to  $V_S/2,~R_F \!\!=\!\! 5 k\Omega;$  unless otherwise noted.

| Symbol           | Parameter                                   | Conditions                               | Min. | Тур.            | Max. | Units  |
|------------------|---|--|------|-----------------|------|--------|
| Frequency Do     | omain Response                              |  |      | •               |      | •      |
| UGBW             | OdD Doordoods                               | G=+1                                     |      | 4               |      | MHz    |
| BWss             | -3dB Bandwidth                              |  |      | 2.5             |      | MHz    |
| GBWP             | Gain Bandwidth Product                      |  |      | 4               |      | MHz    |
| Time Domain      | Response                                    |  |      | •               |      | •      |
| $t_R$ , $f_F$    | Rise and Fall Time                          | Vo=1.0V Step                             |      | 300             |      | ns     |
| OS               | Overshoot                                   | V <sub>O</sub> =1.0V Step                |      | 5               |      | %      |
| SR               | Slew Rate                                   | V <sub>0</sub> =3V Step, G=-1            |      | 3               |      | V/µs   |
| Distortion and   | d Noise Response                            |  |      |                 |      | •      |
| HD2              | 2nd Harmonic Distortion                     | V <sub>O</sub> =1V <sub>PP</sub> , 10kHz |      | -66             |      | dBc    |
| HD3              | 3rd Harmonic Distortion                     | V <sub>O</sub> =1V <sub>PP</sub> , 10kHz |      | -67             |      | dBc    |
| THD              | Total Harmonic Distortion                   | V <sub>O</sub> =1V <sub>PP</sub> , 10kHz |      | 0.1             |      | %      |
| e <sub>n</sub>   | Input Voltage Noise                         |  |      | 26              |      | nV/√Hz |
| DC Performar     | nce   |  |      |                 |      |        |
| V <sub>IO</sub>  | Input Offset Voltage <sup>(2)</sup>         |  | -6   | 0               | +6   | mV     |
| dV <sub>IO</sub> | Average Drift                               |  |      | 2.1             |      | μV/°C  |
| I <sub>bn</sub>  | Input Bias Current                          |  |      | 5               |      | pА     |
| PSRR             | Power Supply Rejection Ratio <sup>(2)</sup> | DC                                       | 50   | 73              |      | dB     |
| A <sub>OL</sub>  | Open-Loop Gain                              | DC                                       |      | 98              |      | dB     |
| Is               | Supply Current per Amplifier <sup>(2)</sup> |  |      | 200             | 300  | μA     |
| Input Charact    | eristics                                    |  |      |                 |      |        |
| R <sub>IN</sub>  | Input Resistance                            |  |      | 10              |      | GΩ     |
| C <sub>IN</sub>  | Input Capacitance                           |  |      | 1.4             |      | pF     |
| CMIR             | Input Common Mode Voltage<br>Range          |  |      | -0.3 to 2.6     |      | V      |
| CMRR             | Common Mode Rejection Ratio <sup>(2)</sup>  | DC, V <sub>CM</sub> =OV to 2.2V          | 50   | 65              |      | dB     |
| Output Chara     |   | 1  |      | 1               |      |        |
| .,               | Out 14 Valla 11 a Out 12 (2)                | $R_L$ =10k $\Omega$ to $V_S$ /2          | 0.03 | 0.01 to<br>2.69 | 2.65 | .,     |
| Vo               | Output Voltage Swing <sup>(2)</sup>         | $R_L$ =1k $\Omega$ to $V_S$ /2           |      | 0.05 to<br>2.55 |      | V      |
| I <sub>SC</sub>  | Short-Circuit Output Current                |  |      | +34/-12         |      | mA     |
| Vs               | Power Supply Operating Range                |  |      | 2.5 to<br>5.5   |      | V      |

#### Note:

2. 100% tested at  $T_A$ =25°C.

### **Electrical Specifications at +5V**

 $V_S \!\!=\! +5V,~G \!\!=\! 2,~R_L \!\!=\! 10k\Omega$  to  $V_S/2,~R_F \!\!=\! 5k\Omega;$  unless otherwise noted.

| Symbol                          | Parameter  | Conditions                                | Min. | Тур.            | Max. | Units  |
|---------------------------------|--|---|------|-----------------|------|--------|
| Frequency Do                    | omain Response                                     |   | •    | •               |      | •      |
| UGBW                            | 0.4D D = 1.1.144                                   | G=+1                                      |      | 3.7             |      | MHz    |
| BWss                            | -3dB Bandwidth                                     |   |      | 2.3             |      | MHz    |
| GBWP                            | Gain Bandwidth Product                             |   |      | 3.7             |      | MHz    |
| Time Domain                     | Response   |   | •    | •               |      | •      |
| t <sub>R</sub> , f <sub>F</sub> | Rise and Fall Time                                 | V <sub>O</sub> =1.0V Step                 |      | 300             |      | ns     |
| OS                              | Overshoot  | V <sub>O</sub> =1.0V Step                 |      | 5               |      | %      |
| SR                              | Slew Rate  | Vo=3V Step, G=-1                          |      | 3               |      | V/µs   |
| Distortion and                  | d Noise Response                                   |   |      |                 |      | •      |
| HD2                             | 2nd Harmonic Distortion                            | V <sub>O</sub> =1V <sub>PP</sub> , 10kHz  |      | -80             |      | dBc    |
| HD3                             | 3rd Harmonic Distortion                            | V <sub>O</sub> =1V <sub>PP</sub> , 10kHz  |      | -80             |      | dBc    |
| THD                             | Total Harmonic Distortion                          | V <sub>O</sub> =1V <sub>PP</sub> , 10kHz  |      | 0.02            |      | %      |
| e <sub>n</sub>                  | Input Voltage Noise                                |   |      | 25              |      | nV/√Hz |
| DC Performar                    | nce  |   |      |                 |      |        |
| V <sub>IO</sub>                 | Input Offset Voltage <sup>(3)</sup>                |   | -8   | 0               | +8   | mV     |
| dV <sub>IO</sub>                | Average Drift                                      |   |      | 2.9             |      | μV/°C  |
| I <sub>bn</sub>                 | Input Bias Current                                 |   |      | 5               |      | pА     |
| PSRR                            | Power Supply Rejection Ratio <sup>(3)</sup>        | DC  | 50   | 73              |      | dB     |
| A <sub>OL</sub>                 | Open-Loop Gain                                     | DC  |      | 102             |      | dB     |
| Is                              | Supply Current per Amplifier <sup>(3)</sup>        |   |      | 200             | 300  | μA     |
| Input Charact                   | eristics   |   |      |                 |      |        |
| R <sub>IN</sub>                 | Input Resistance                                   |   |      | 10              |      | GΩ     |
| C <sub>IN</sub>                 | Input Capacitance                                  |   |      | 1.2             |      | pF     |
| CMIR                            | Input Common Mode Voltage<br>Range                 | Typical                                   |      | -0.3 to 5.3     |      | V      |
| CMRR                            | Common Mode Rejection Ratio <sup>(3)</sup>         | DC, V <sub>CM</sub> =0V to V <sub>S</sub> | 58   | 73              |      | dB     |
| Output Chara                    |  | 1   |      |                 |      |        |
|                                 | Out 1 Valla 1 2 Out 2 (3)                          | $R_L$ =10k $\Omega$ to $V_S$ /2           | 0.03 | 0.01 to<br>4.99 | 4.95 | .,     |
| Vo                              | V <sub>O</sub> Output Voltage Swing <sup>(3)</sup> |   |      | 0.1 to<br>4.9   |      | V      |
| I <sub>SC</sub>                 | Short-Circuit Output Current                       |   |      | ±33             |      | mA     |
| Vs                              | Power Supply Operating Range                       |   |      | 2.5 to<br>5.5   |      | V      |

#### Note:

3. 100% tested at  $T_A$ =25°C.

### **Typical Performance Characteristics**

 $V_S$ =+2.7, G=2,  $R_L$ =10k $\Omega$  to  $V_S$ /2,  $R_F$ =5k $\Omega$ ; unless otherwise noted.




Figure 4. Non-Inverting Frequency Response (+5)




Figure 6. Non-Inverting Frequency Response




Figure 8. Frequency Response vs. C<sub>L</sub>




Figure 10. Large Signal Frequency Response (+5V)




Figure 5. Inverting Frequency Response (+5V)




Figure 7. Inverting Frequency Response




Figure 9. Frequency Response vs. R<sub>L</sub>




Figure 11. Open-Loop Gain and Phase vs. Frequency

### **Typical Performance Characteristic**

 $V_S$ =+2.7, G=2,  $R_L$ =10k $\Omega$  to  $V_S$ /2,  $R_F$ =5k $\Omega$ ; unless otherwise noted.




Figure 12. 2nd and 3rd Harmonic Distortion




Figure 14. 3rd Harmonic Distortion vs. Vo




Figure 16. PSRR V<sub>S</sub>=5V




Figure 18. Pulse Response vs. Common-Mode Voltage




Figure 13. 2nd Harmonic Distortion vs. Vo




Figure 15. CMRR V<sub>s</sub>=5V




Figure 17. Output Swing vs. Load




Figure 19. Input Voltage Noise

### **Application Information**

#### **General Description**

The FAN4931 amplifier is a single-supply, general-purpose, voltage-feedback amplifier, fabricated on a bi-CMOS process. It features a rail-to-rail input and output and is unity gain stable. The typical non-inverting circuit schematic is shown in Figure 20.




Figure 20. Typical Non-Inverting Configuration

### **Input Common-Mode Voltage**

The common-mode input range extends to 300mV below ground and to 100mV above  $V_{\rm S}$  in single-supply operation. Exceeding these values does not cause phase reversal; however, if the input voltage exceeds the rails by more than 0.5V, the input ESD devices begin to conduct. The output stays at the rail during this overdrive condition. If the absolute maximum input  $V_{\rm IN}$  (700mV beyond either rail) is exceeded, externally limit the input current to  $\pm 5$ mA, as shown in Figure 21.




Figure 21. Circuit for Input Current Protection

#### **Power Dissipation**

The maximum internal power dissipation allowed is directly related to the maximum junction temperature. If the maximum junction temperature exceeds 150°C, performance degradation occurs. If the maximum junction temperature exceeds 150°C for an extended time, device failure may occur.

#### **Overdrive Recovery**

Overdrive of an amplifier occurs when the output and/or input ranges are exceeded. The recovery time varies based on whether the input or output is overdriven and by how much the range is exceeded. The FAN4931 typically recovers in less than 500ns from an overdrive condition. Figure 22 shows the FAN4931 amplifier in an overdriven condition.




Figure 22. Overdrive Recovery

#### **Driving Capacitive Loads**

Figure 8 illustrates the response of the amplifier. A small series resistance ( $R_{\rm S}$ ) at the output, illustrated in Figure 23, improves stability and settling performance.  $R_{\rm S}$  values in Figure 8 were chosen to achieve maximum bandwidth with less than 2dB of peaking. For maximum flatness, use a larger  $R_{\rm S}$ . Capacitive loads larger than 500pF require the use of  $R_{\rm S}$ .




Figure 23. Typical Topology for Driving a Capacitive Load

Driving a capacitive load introduces phase-lag into the output signal, which reduces phase margin in the amplifier. The unity gain follower is the most sensitive configuration. In a unity gain follower configuration, the amplifier requires a  $300\Omega$ -series resistor to drive a 100pF load.

### **Layout Considerations**

General layout and supply bypassing play major roles in high-frequency performance. Fairchild evaluation boards help guide high-frequency layout and aid in device testing and characterization. Follow the steps below as a basis for high-frequency layout:

- 1. Include  $6.8\mu F$  and  $0.01\mu F$  ceramic capacitors.
- Place the 6.8µF capacitor within 0.75 inches of the power pin.
- Place the 0.01µF capacitor within 0.1 inches of the power pin.
- 4. Remove the ground plane under and around the part, especially near the input and output pins, to reduce parasitic capacitance.

Minimize all trace lengths to reduce series inductances.

Refer to the evaluation board layouts shown in Figures 24-26 for more information.

When evaluating only one channel, complete the following on the unused channel:

- 1. Ground the non-inverting input.
- 2. Short the output to the inverting input.

#### **Evaluation Board Information**

The following evaluation board is available to aid in the testing and layout of this device.

| Evaluation<br>Board | Description                                     | Products    |
|---------------------|---|-------------|
| FAN4931-011         | Single-Channel,<br>Dual-Supply,<br>5 -Lead SC70 | FAN4931IP5X |

Evaluation board schematics are shown in Figure 24; layouts are shown in Figures 25-26.




Figure 24. Evaluation Board Schematic

### **Board Layout Information**




Figure 25. Top Side




Figure 26. Bottom Side

## **Physical Dimensions SYMM** 2.00±0.20-0.65 -0.50 MIN 1.25±0.10 1.90 (0.25)0.40 MIN 1.30 → 0.10 M A B 0.65 LAND PATTERN RECOMMENDATION 1.30 SEE DETAIL A 1.00 1.10 0.80 0.10 0.10 C -(0.43)**SEATING** 2.10±0.30 **PLANE GAGE PLANE** NOTES: UNLESS OTHERWISE SPECIFIED (R0.10)THIS PACKAGE CONFORMS TO EIAJ SC-88A, 1996. 0.25 ALL DIMENSIONS ARE IN MILLIMETERS.

Figure 27. 5-Lead SC70 Package

30°

DETAIL A SCALE: 2X DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.

0.20

MAA05AREV5





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks

AccuPower™ Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER\*\* CROSSVOLT" **CTL™** Current Transfer Logic™

EcoSPARK<sup>®</sup> EfficientMa×™ EZSWITCH\*\*\*

® Fairchild®

Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST®

FastvCore™ FETBench™

FlashWriter®\* **FPSTM** F-PFSTM FRFET®

Global Power Resource Green FPS™ Green FPS™ e-Series™

G*m*ax™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™

MicroFET\* MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™

Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™


QFE1 QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™3

SuperSOTM-6 SuperSOT\*\*-8 SupreMOS™ SyncFET™

SignalWise™ SmartMax™ Sync-Lock™



p wer TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic® TINY OPTOTA TinyPower™ TinyPWM™ TinyWire™ TriFault Detect™ TRUECURRENT\*\*\*

UHC Ultra FRFET™ UniFET\*\* **VCXTM** VisualMax™ XS™

uSerDes™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR RELIABILITY, FUNCTION, OR DESIGN. PAIRCHILD DOES NOT ASSOME ANY LIABILITY ARISING OUT OF THE APPLICATION OF OSE OF ANY PRODUCT CIRCUIT DESCRIBED HEREIN, NETHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts expenience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

| Dennicion of Terms                        | enindon of Terms      |  |  |  |  |
|---|-----------------------|--|--|--|--|
| Datasheet Identification   Product Status |                       | Definition   |  |  |  |
| Advance Information                       | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.  |  |  |  |
| Preliminary                               | First Production      | Data sheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |  |  |  |
| No Identification Needed                  | Full Production       | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.  |  |  |  |
| Obsolete                                  | Not In Production     | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.   |  |  |  |

Rev. 143

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.