

May 2024

FAN5069 PWM and LDO Controller Combo

Features

- General Purpose PWM Regulator and LDO Controller
- Input Voltage Range: 3V to 24V
- Output Voltage Range: 0.8V to 15V
 - V_{CC}
 - 5V
- Shunt Regulator for 12V Operation
- Support for Ceramic Cap on PWM Output
- Programmable Current Limit for PWM Output
- Programmable Switching Frequency (200KHz to 600KHz)
- R_{DS(ON)} Current Sensing
- Internal Synchronous Boot Diode
- Soft-Start for both PWM and LDO
- Multi-Fault Protection with Optional Auto-resta
- 16-pin TSSOP Package

Applications

- PC/Server Motherboard Periph als
 - V_{CC MCH} (1.5V), V₇ 3.5V $V_{TT GTL}$ (1.25V)
- Power Supply '
 - Untrollers, Graphic Card - FPGA, [P, Fmhadu Processors and Communication Processors
- In trial twe Strollies
- rligh-i vei C-to-DC converters

Description

The FAN5069 combines a high-efficiency Pulse-Width-Modulated (PWM) controller and an LDO (Low DropOut) linear regulator controller. Synchronous rectification provides high efficiency over a wide any fload currents. Efficiency is further enhanced v usir, the low-side MOSFET's R_{DS(ON)} to ser 3 curre

Both the linear and P. M. gulato, Jit-start are controlled by a single egant capar or, to limit in rush current from to supp. who one regulators are first enabled. Irre limit t PWM is also programmable.

"M, rula. employs a summing-current-mode rnal compensation to achieve fast load tic sier response and provide des qui optimization.

FAN `69 is cirered in both inco strial temporature grade (-40°C to +35°C) as vel' as commercial temperature - CATIVE FOR INFO grade (-10 °C to +85°C).

Ord ring Information

Part Number	Operating Temp. Range	Pb-Free	Package	Packing Method	Qty./Reel
FAN5069MTCX	-10°C to +85°C	Yes	16-Lead TSSOP	Tape and Reel	2500
FAN5069EMTCX	-40°C to +85°C	Yes	16-Lead TSSOP	Tape and Reel	2500

Note: Contact Fairchild sales for availability of other package options.

Typical Application




Figure 1. Typ' Applic ion iagram

Pin Assignment




Figure 2. Pin Assignment

Pin Description

Pin#	Name	Description
1	FBLDO	LDO Feedback. This node is regulated to V _{RE}
2	R(T)	Oscillator Set Resistor. This pin provide ascillant so the greeney adjustment. By placing a resistor (RT) from this pin to GN'. the second control of the
3	ILIM	Current Limit. A resistor from " pin GN sets the current limit.
4	SS	Soft-Start. A capacitor from his in to Gi in programs the slew rate of the convener and the LDO during initialization. This is the time by which the conventer delays when restarting after a fault occurs in has reach the capacitor of fault shutdown feature is enabled. The LDO is enabled when SS acres.
5	COMP	COMP. Tr outpu f tr. error amplified drives h s p.n.
6	FB	This pir s the inverting input of the internal error amplifier. Use this pin, in combiation with
7		able. hables operation when pulled to logicing an Toggling EN resets the regulator after a law ault condition. This is a CMOS input whose state is indeterminate if left open and eeds to be properly biased at all times.
	Gr.	Analogic Found. The signal ground for IC. All internal control voltages are referred to this pin. Tie this pin to the ground island/plane through the lowest impedance connection available.
3	SW	Switching Mode. Return for the high-side MOSFET driver and a current sense input. Connect to source of high-side MOSFET and drain of low-side MOSFET.
10	HDRV	if igh Side Sate Prive Output. Connect to the gate of the high-side power MOSFETs. This pin is also numitored by the adaptive shoot-through protection circuitry to determine when the high-side MOSFET is turned off.
3 11	BOOT	Bootstrap Supply Input. Provides a boosted voltage to the high-side MOSFET driver. Connect to bootstrap capacitor as shown in Figure 1.
12	PGND	Power Ground. The return for the low-side MOSFET driver. Connect to the source of the low-side MOSFET.
13	LDRV	Low-Side Gate Drive Output. Connect to the gate of the low-side power MOSFETs. This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the lower MOSFET is turned off.
14	R(RAMP)	Ramp Resistor . A resistor from this pin to VIN sets the ramp amplitude and provides voltage feed-forward.
15	VCC	VCC. Provides bias power to the IC and the drive voltage for LDRV. Bypass with a ceramic capacitor as close to this pin as possible. This pin has a shunt regulator which draws current when the input voltage is above 5.6V.
16	GLDO	Gate Drive for the LDO. Turned off (low) until SS is greater than 2.2V.

Absolute Maximum Ratings

The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table defines the conditions for actual device operation. (1)

Paramete	Min.	Max.	Unit	
V _{CC} to PGND			6.0	V
BOOT to PGND			33.0	V
SW to PGND	SW to PGND Continuous			
	Transient (t < 50nS, F < 500kHz)			V
HDRV (V _{BOOT} – V _{SW})			0	V
LDRV		-0.5	6.	V
All Other Pins		-0.3	′~ 0.3	V
Maximum Shunt Current for V _{CC}			150	mA
Electrostatic Discharge Protection (ESD) Level ⁽²⁾	HBM CDM	1.8	1E/14	kV

Notes:

- 1. Stresses above those listed under "Absolute Maxin in Rations" by cause permanent darwage to the device. This is a stress rating only; functional operation of the object at long section of this specification is at implied Exposure to absolute the extended periods may affect device that it implies the maximum ratings apply individually only, not in combination. Unless otherwise specified allow rolltages are referenced to AGND.
- 2. Using Mil Std. 883E, method J15.7(, ma Body Moder) and EIA JESD22C171-1. (Charge Device Model).

Thermal Information

Symbol	^h arametel Mn.	Тур.	Max.	Unit
T _{STG}	torac mpre -65		150	°C
Tı	Lead Solc ing Temperature, 10 Seconds		300	°C
	oor mase, 50 Seconds		215	°C
	Inirared, 15 Seconds		220	°C
	Power Dissipation, T _A = 25°C		715	mW
θ_{JC}	Thermal Resistance, cunction-to-Case	37		°C/W
(JA	Thermal Resistance, Junction-to-Ambient ⁽³⁾	100		°C/W

Nures:

 Junction-to-ambient thermal resistance, θ_{JA}, is a strong function of PCB material, board thickness, thickness and number of copper planes, number of vias used, diameter of vias used, available copper surface, and attached heat sink characteristics.

Recommended Operating Conditions

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{CC}	Supply Voltage	V _{CC} to GND	4.5	5.0	5.5	V
T _A	Ambient Temperature	Commercial	-10		85	°C
		Industrial	-40		85	°C
T _J	Junction Temperature				125	°C

Electrical Characteristics

Unless otherwise noted, V_{CC} = 5V, T_A = 25°C, using circuit in Figure 1.

The 'e' denotes that the specifications apply to the full ambient operating temperature range. See Notes 4 and 5.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
Supply Cur	rent						•
I _{VCC}	V _{CC} Current (Quiescent)	HDRV, LDRV Open	•	2.6	3.2	3.8	mA
I _{VCC(SD)}	V _{CC} Current (Shutdown)	$EN = 0V, V_{CC} = 5.5V$	•		200	400	μА
I _{VCC(OP)}	V _{CC} Current (Operating)	$EN = 5V, V_{CC} = 5.0V,$ $Q_{FET} = 20nC, F_{SW} = 200kHz$			10	15	mA
V _{SHUNT}	V _{CC} Voltage ⁽⁶⁾	Sinking 1mA to 100mA at V _{CC} Pin		5.5		5.9	V
Under-Volta	age Lockout (UVLO)						·G
UVLO(H)	Rising V _{CC} UVLO Threshold		•	. 0	4.2	4.50	V
UVLO(L)	Falling V _{CC} UVLO Threshold		•	3.0	3 75	4.00	V
	V _{CC} UVLO Threshold Hysteresis				J.50	114	V
Soft-Start				_ <	2		
I _{SS}	Current			ZO'	10	1	μА
V _{LDOSTART}	LDO Start Threshold			7	2.2	(0)	V
V _{SSOK}	PWM Protection Enable Threshold	10.0		700	1.2		V
Oscillator		SA	11	()	3/4	•	
Fosc	Frequency	$R(= 56K\Omega \pm 1\%)$		240	300	360	KHz
		(T) = Open	71	160	200	240	KHz
	Frequency ange	(0) (0)		160		600	KHz
ΔV_{RAMP}	Ram ^mp ide (F ak-to-Pea	$R(\overline{AMP}) = 330\%\Omega$			0.4		V
	Mirum (Time	F = 2'00'(Hz			200		nS.
Rr e	No	0.41					•
V _{REF}	Rusrence Voitage	$T_A = v^{\circ}C$ to $70^{\circ}C$	•	790	800	810	mV
	(Measured at FB Pin)	$T_A = 40$ °C to 85°C	•	788	800	812	mV
	Current Amplifier Reference (et SW node)				160		mV
Erro: Arapii	fier						•
5	DC Gain				80		dB
GBWP	Gain-BW Product				25		MHz
S/R	Slew Rate	10pF across COMP to GND			8		V/μS.
	Output Voltage Swing	No Load	•	0.5		4.0	V
I _{FB}	FB Pin Source Current				1		μА
Gate Drive							
R _{HUP}	HDRV Pull-up Resistor	Sourcing	•		1.8	3.0	Ω
R _{HDN}	HDRV Pull-down Resistor	Sinking	•		1.8	3.0	Ω
R _{LUP}	LDRV Pull-up Resistor	Sourcing	•		1.8	3.0	Ω
R _{LDN}	LDRV Pull-down Resistor	Sinking	•		1.2	2.0	Ω

Electrical Characteristics (Continued)


Unless otherwise noted, $V_{CC} = 5V$, $T_A = 25$ °C, using circuit in Figure 1.


The 'e' denotes that the specifications apply to the full ambient operating temperature range. See Notes 4 and 5.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
Protection	/Disable						
I _{LIM}	ILIMIT Source Current			9	10	11	μΑ
I _{SWPD}	SW Pull-down Current	SW = 1V, EN = 0V			2		mΑ
V _{UV}	Under-Voltage Threshold	As % of set point; $2\mu S$ noise filter	•	65	75	80	%
V _{OV}	Over-Voltage Threshold	As % of set point; $2\mu S$ noise filter	•	110	1	20	%
TSD	Thermal Shutdown				30		,Ċ
	Enable Threshold Voltage	Enable Condition	•	0		11	V
	Enable Threshold Voltage	Disable Condition	1			0.8	V
	Enable Source Current	V _{CC} = 5V			50		μΑ
LDO ⁽⁷⁾			7		12	*	4
V_{LDOREF}	Reference Voltage (mea-	$T_A = 0$ °C to 70 °C	•	775	800	825	mV
	sured at FBLDO pin)	T _A = -40°C ′ o. C	•	770	200	830	mV
	Regulation	$0A \le I_{LOA} \le 5A$	-	1.17	1.2	1.23	V
V_{LDO_DO}	Drop out Voltage	ILO, TA d RDS-ON < 50m2		12	ON	0.3	V
	External Gate Drive	c = 75v		0,10	76-	4.5	V
		V _C = 5. V		JE		5.3	V
	Gate Drive S Cur. 1	COV. CV		110	1.2		mΑ
	Gate Drive tok Current	CO CO C	K		400		μΑ

Notes:

- 4. All lines are perally temperature extremes are guarantized by design, characterization, and statistical quality control.
 - AC s roin tions guaranteed by design/characterization (not production tested).
- 6. For a ase when V_{CC} is higher than the typical 5V V_{CC} ; voltage observed at VCC pin when the internal shunt later is sinking current to keep voltage on VCC pin constant.
- 7. Test Conditions: $V_{LD,0}$ IN = 1.5 / and $V_{LDO,OUT}$ = 1.2V





Typical Performance Characteristics (Continued)




Figure 14. PWM Line Regulation





Fig e 17. DC ad Regulation



igu) 15. LDS).ine Regulation




Figure 18. R_T vs. Frequency




Figure 16. PWM Load Regulation




Figure 19. 1.5V PWM Efficiency

Block Diagram




Figure - Rlock gran

Detailed Operation Description

FAN5069 combines a high-efficiency fixe tree PWM controller designed for sing' pna. sy, hronous buck Point-Of-Load converters v n an in gravd LDC controller to support GTI lows. This controller is ideally suited to deliver pw-voltage, current power supplies needed in a ktop mputers, notebooks, workstations, a d servers the untroller comes with an integrated boc ... hich helps reduce compenent cost and in hase space savings. Vith this controller, the in the element of the variety from 3V to 24V the counditage can be set to regulate at 0.8 / to 15 on the switcher output. The LIDD output can be configur ' regulate between 0.3V to 3V and the input to the LDO can be from 1.57 to 57, respectively. An internal shunt regulator at the VCC pin facultates the controller operation from either a 5V or 12V power source.

V_{CC} Bias Supply

FAN5069 can be configured to operate from 5V or 12V for V_{CC} . When 5V supply is used for V_{CC} , no resistor is required to be connected between the supply and the V_{CC} . When the 12V supply is used, a resistor R_{VCC} is connected between the 12V supply and the V_{CC} , as shown in Figure 1. The internal shunt regulator at the VCC pin is capable of sinking 150mA of current to ensure that the controller's internal V_{CC} is maintained at 5.6V maximum.

Choose a revistor such in t.

- "// is rated to hancie the power dissipation.
- Surrent sun? within the controller is minimized to preven IC temperature rise.

R_{VCC} Selection (IC)

The selection of R_{VCC} is dependent on:

- Variation of the 12V supply
- Cate charge of the top and bottom FETs (Q_{FFT})
- Switching frequency (F_{SW})
- Shunt regulator minimum current (1mA)
- Quiescent current of the IC (I_O)

Calculate R_{VCC} based on the minimum input voltage for the $V_{CC}\colon$

$$\mathsf{R}_{\mathsf{VCC}} = \frac{\mathsf{Vin}_{\mathsf{MIN}} - 5.6}{(\mathsf{I}_{\mathsf{Q}} + 1 \bullet 10^{-3} + \mathsf{Q}_{\mathsf{FET}} \bullet \mathsf{F}_{\mathsf{SW}} \bullet 1.2)} \tag{EQ. 1}$$

For a typical example, where: $Vin_{MIN} = 11.5V$, $I_Q = 3mA$, $Q_{FET} = 30nC$, $F_{SW} = 300KHz$, R_{VCC} is calculated to be 398.65 Ω .

PWM Section

The FAN5069's PWM controller combines the conventional voltage mode control and current sensing through lower MOSFET R_{DS_ON} to generate the PWM signals. This method of current sensing is loss-less and cost effective. For more accurate current sense requirements, an optional external resistor can be connected with the bottom MOSFET in series.

PWM Operation

Refer to Figure 20 for the PWM control mechanism. The FAN5069 uses the summing mode method of control to generate the PWM pulses. The amplified output of the current-sense amplifier is summed with an internally generated ramp and the combined signal is amplified and compared with the output of the error amplifier to get the pulse width to drive the high-side MOSFET. The sensed current from the previous cycle is used to modulate the output of the summing block. The output of the summing block is also compared against the voltage threshold set by the $R_{\rm LIM}$ resistor to limit the inductor current on a cycle-by-cycle basis. The controller facilitates external compensation for enhanced flexibility.

Initialization

When the PWM is disabled, the SW node is connected to GND through an internal 500Ω MOSFET to slowly discharge the output. As long as the PWM controller is enabled, this internal MOSFET remains OFF.

Soft-Start (PWM and LDO)

When V_{CC} exceeds the UVLO threshold and EN is high the circuit releases SS and enables the PWM regular. The capacitor connected to the SS pin and GNJ is charged by a 10µA internal current source, caus in the voltage on the capacitor to rise. When voltage exceeds 1.2V, all protection circuits and enabled. The input to the error amplifier at a enon-inerting pin is clamped by the voltage $c_{\rm cons}$ SS in until crosses the reference voltage.

$$T_{RIC} = 8 \cdot 10^{-2} \times C$$
 $(C_{SS} is in \mu f)$ (EQ. 2)

cillat Conk Frequency (PV/M)

The slock requency on the oscillator is set using an extermine resistor, connected between F(T) pin and ground. The frequency follows the graph, as shown in Figure 1%. The minimum clock frequency is 200KHz, which is when R(T) pin is left upon. Select the value of R(T) as shown in the equation below. This equation is valid for all $F_{OSC} > 200 \, \text{kHz}$.

$$R(T) = \frac{5 \times 10^9}{(F_{OSC} - 200 \times 10^3)} \Omega \tag{EQ. 3}$$

where F_{OSC} is in Hz.

For example, for $F_{OSC} = 300 \text{kHz}$, $R(T) = 50 \text{K}\Omega$.

R_{RAMP} Selection and Feed-Forward Operation

The FAN5069 provides for input voltage feed-forward compensation through R_{RAMP} . The value of R_{RAMP} effectively changes the slope of the internal ramp, minimizing the variation of the PWM modulator gain when input voltages.

age varies. The R_{RAMP} also has an effect on the current limit, as can be seen in the R_{LIM} equation (EQ. 5). The R_{RAMP} value can be approximated using the following equation:

$$R_{RAMP} = \frac{V_{IN} - 1.8}{6.3 \cdot 10^{-8} \cdot Fosc} K\Omega$$
 (EQ. 4)

where F_{OSC} is in Hz. For example, for F_{OSC} = 300kHz and V_{IN} = 12V, R_{RAMP} \approx 540K Ω .

Gate Drive Section

The adaptive gate control logic ans. is the internal PWM control signal into the MC TET ga drive signals and provides necessary uplificating, and shifting, and shoot-through protectic. It is a have actions that help optimize the IC per rma e over a wide range of operating conditions. Since the 10 or ET switching time can vary dragatic, y from device to acvice and with the input volta i, ti dat control logic provides adaptive h monitoring the gate-to-source voltages of th per lower MOSFETs. The lower MOSFET di is it turned on until the gas to-source roltage of the per MOSEET has decreased to less than approximatery 1V. Circularly, the conver MOSFET is not turned on until the gata-to-source voltage of the lower MOSFET has decreased to less their approximately 1V. This allows a wide variety of upper and lower MOSFETs to be used without a concern for simultaneous conduction, or shoot-through.

A low impedance path between the driver pin and the MOSTET gate is recommended for the adaptive dead-time circuit to work properly. Any delay along this path reduces the delay generated by the adaptive dead-time circuit, thereby increasing the chances for shoot-through.

Protection

In the FAN5069, the converter is protected against extreme overload, short-circuit, over-voltage, and under-voltage conditions. All of these conditions generate an internal "fault latch" which shuts down the converter. For all fault conditions both the high-side and the low-side drives are off except in the case of OVP where the low-side MOSFET is turned on until the voltage on the FB pin goes below 0.4V. The fault latch can be reset either by toggling the EN pin or recycling $V_{\rm CC}$ to the chip.

Over Current Limit (PWM)

The PWM converter is protected against overloading through a cycle-by-cycle current limit set by selecting $R_{\rm ILIM}$ resistor. An internal $10\mu A$ current source sets the threshold voltage for the output of the summing amplifier. When the summing amplifier output exceeds this threshold level, the current limit comparator trips and the PWM starts skipping pulses. If the current limit tripping occurs for 16 continuous clock cycles, a fault latch is set and the controller shuts down the converter. This shutdown fea-

ture is disabled during the start-up until the voltage on the SS capacitor crosses 1.2V.

To achieve current limit, the FAN5069 monitors the inductor current during the OFF time by monitoring and holding the voltage across the lower MOSFET. The voltage across the lower MOSFET is sensed between the PGND and the SW pins.

The output of the summing amplifier is a function of the inductor current, R_{DS_ON} of the bottom FET and the gain of the current sense amplifier. With the R_{DS_ON} method of current sensing, the current limit can vary widely from unit to unit. R_{DS_ON} not only varies from unit to unit, but also has a typical junction temperature coefficient of about 0.4%/°C (consult the MOSFET datasheet for actual values). The set point of the actual current limit decreases in proportion to increase in MOSFET die temperature. A factor of 1.6 in the current limit set point typically compensates for all MOSFET R_{DS_ON} variations, assuming the MOSFET's heat sinking keeps its operating die temperature below 125°C.

For more accurate current limit setting, use resistor sensing. In a resistor sensing scheme, an appropriate current sense resistor is connected between the sour terminal of the bottom MOSFET and PGND.

Set the current limit by choosing R_{ILIM} as follows:

$$R_{ILIM} = \left[128 + \frac{K1 \bullet I_{MAX} \bullet R_{DSON} \bullet 10^{3}}{1.43} + \left(\left(1 - \frac{..8}{Vin} \right) \bullet \frac{V}{V} \right) + \frac{4.3 \cdot 2 \cdot 10^{11}}{1.43} \right]$$

$$(EQ. 5)$$

where R_{ILIM} is in KO

I_{MAX} is the ma mum load

K1 is a constant to a symmodate for the variation of MC . $= R_{L-N_{N}}$. Cally 1.(c).

V h K1 = .6, $_{MAX}$ = 20A $_{CN)}$ - $_{Tri\Omega}$, V_{N} = 24V, V_{OL} = 1 $_{J}$, F_{SW} = 300 KHz, F_{PA} $_{JP}$ = 400 K, z, F_{ILIM} calcusto be 323.17K Ω .

Auto Restart (PWM)

The FAN5069 supports two modes of response when the internal fault latch is set. The user can configure it to keep the power supply latched in the OFF state OR in the Auto Restart mode. When the EN pin is tied to V_{CC} , the power supply is latched OFF. When the EN pin is terminated with a 100nF to GND, the power supply is in Auto Restart mode. The table below describes the relationship between PWM restart and setting on EN pin. Do not leave the EN pin open without any capacitor.

EN Pin	PWM/Restart
Pull to GND	OFF
V _{CC}	No restart after fault
Cap to GND	Restart after TDELAY (Sec.) = 0.85 x C where C is in μF

The fault latch can also be reset by recycling the $V_{\mbox{\footnotesize CC}}$ to the controller.

Under Voltage Protection (PWM)

The PWM converter output is monitored constantly for under voltage at the FB pin. If the viscale on the FB pin stays lower than 75% of internal ref for 3 clock cycles, the fault latch is set and the port refer is down. This shutdown feature is discused during tart until the voltage on the SS capacito. 32 Les 1.2

Over Voltage Procestic (F AM)

The PW. con order a tput voltage is monitored constant that the FB of over voltage. If the voltage on the TB of other than 11.7% of internal V_{REF} for two cook cles, the controller turns CTF the upper MOSFE and turns CN the lower MOSFET. This crowbar actic stops when the voltage on the FB pin reaches 0.4V to be event the output voltage from becoming negative. This over-voltage protection (MVP) feature is active as soon as the voltage on the EN pin becomes high.

Turning CN the low-side MOSFETs on an OVP condition pulls down the purpet, resulting in a reverse current, which starts to build up in the inductor. If the output overvoltage is due to failure of the high-side MOSFET, this crowler action pulls down the input supply or blows its fise, protecting the system, which is very critical.

During soft-start, if the output overshoots beyond 115% of V_{REF} , the output voltage is brought down by the low-side MOSFET until the voltage on the FB pin goes below 0.4V. The fault latch is NOT set until the voltage on the SS pin reaches 1.2V. Once the fault latch is set, the converter shuts down.




Figure 21. Over-Voltage Protection

Thermal Fault Protection

The FAN5069 features thermal protection where the IC temperature is monitored. When the IC junction temperature exceeds +160°C, the controller shuts down and when the junction temperature gets down to +125°C, the converter restarts.

LDO Section

The LDO controller is designed to provide ultra low voltages, as low as 0.8V for GTL-type loads. The regulating loop employs a very fast response feedback loop and small capacitors can be used to keep track of the changing output voltage during transients. For stable operation, the minimum capacitance on the output needs to be $100\mu F$ and the typical ESR needs to be around $100m\Omega$.

The maximum voltage at the gate drive for the MOSFET can reach close to 0.5V below the V_{CC} of the controller. For example, for a 1.2V output, the minimum enhancement voltage required with 4.75V on V_{CC} is 3.05V (4.75V-0.5V-1.2V = 3.05V). The drop-out voltage for the LDO is dependent on the load current and the MOSFET chosen. It is recommended to use low enhancement voltage MOSFETs for the LDO. In applications where LDO is not needed, pull up the FBLDO pin (Pin #1) higher than 1V to disable the LDO.

The soft-start on the LDO output (ramp) is controlled by the capacitor on the SS pin to GND. The LDO output is enabled only when the voltage on the SS pin reaches 2.2V. Refer to Figure 9 for start-up waveform.

Design Section

General Design Guidelines

Establishing the input voltage range and ma multirent loading on the converter before chooling is switching frequency and the inductor ple cui in the highly recommended. There are using de-off in choosing an optimum switching frequency and using ple current.

The input voltar large and a commo tare the worst-case input voltar will the converter may over operate. It is voltage not do to account for the cable drop encourse from a converter Typically, a converter Typically, a converter Typically, and a converter Typically, and a converter Typically, a con

Whe secting maximum loating conditions, consider the transient and steady-state (continuous) loading separately. The transient loading affects the selection of the inductor and the output capacitors. Steady state loading affects the selection of MOSFETs, input capacitors, and other critical heat-generating components.

The selection of switching frequency is challenging. While higher switching frequency results in smaller components, it also results in lower efficiency. Ideal selection of switching frequency takes into account the maximum operating voltage. The MOSFET switching losses are directly proportional to $F_{\rm SW}$ and the square function of the input voltage.

When selecting the inductor, consider the minimum and maximum load conditions. Lower inductor values produce better transient response, but result in higher ripple and lower efficiency due to high RMS currents. Optimum minimum inductance value enables the converter to

operate at the boundary of continuous and discontinuous conduction modes.

Setting the Output Voltage (PWM)

The internal reference for the PWM controller is at 0.8V. The output voltage of the PWM regulator can be set in the range of 0.8V to 90% of its power input by an external resistor divider. The output is divided down by an external voltage divider to the FB pin (for example, R1 and R_{BIAS} as in Figure 24). The output voltage is given by the following equation:

$$V_{OUT} = 0.8V \times \left(1 + \frac{R1}{R_{BIAS}}\right)$$
 (EQ. 6)

To minimize noise pickup on this ode, k p the resistor to GND (R_{BIAS}) below 10' .2.

Inductor Selection (1974)

When the rip 'e curre', see 'any frequency of the converter, and the input-type voltages are established, select the educe using the following equation:

$$L_{Mi} = \frac{\left(V_{OUT} - \frac{V_{OUT}^2}{V_{IN}}\right)}{I_{Riople} \times I_{SW}}$$
(EQ. 7)

where IR_{DD}'s is the in ple current

This number typically varies between 20% to 50% of the maximum steady-state load on the converter.

When selecting an inductor from the vendors, select the inductance raise which is close to the value calculated at the rated current (including half the ripple current).

Input Capacitor Selection (PWM)

The input capacitors must have an adequate RMS current rating to withstand the temperature rise caused by the internal power dissipation. The combined RMS current rating for the input capacitor should be greater than the value calculated using the following equation:

$$I_{\text{INPUT}(\text{RMS})} = I_{\text{LOAD}(\text{MAX})} \times \left(\sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} - \left(\frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)^2} \right) (\text{EQ. 8})$$

Common capacitor types used for such application include aluminum, ceramic, POS CAP, and OSCON.

Output Capacitor Selection (PWM)

The output capacitors chosen must have low enough ESR to meet the output ripple and load transient requirements. The ESR of the output capacitor should be lower than both of the values calculated below to satisfy both the transient loading and steady-state ripple conditions as given by the following equation:

$$ESR \le \frac{V_{STEP}}{\Delta I_{LOAD(MAX)}}$$
 and $ESR \le \frac{V_{Ripple}}{I_{Ripple}}$ (EQ. 9)

In the case of aluminum and polymer based capacitors, the output capacitance is typically higher than normally required to meet these requirements. While selecting the ceramic capacitors for the output; although lower ESR can be achieved easily, higher capacitance values are required to meet the $V_{\rm OUT(MIN)}$ restrictions during a load transient. From the stability point of view, the zero caused by the ESR of the output capacitor plays an important role in the stability of the converter.

Output Capacitor Selection (LDO)

For stable operation, the minimum capacitance of 100 μ F with ESR around 100m Ω is recommended. For other values, contact the factory.

Power MOSFET Selection (PWM)

The FAN5069 is capable of driving N-Channel MOSFETs as circuit switch elements. For better performance, MOSFET selection must address these key parameters:

- The maximum Drain-to-Source Voltage (V_{DS}) should be at least 25% higher than worst-case input voltage.
- The MOSFETs should have low Q_G, Q_{GD}, and Q_{GS}.
- The R_{DS_ON} of the MOSFETs should be as low as possible In typical applications for a buck converter, the cycles are lower than 20%. To optimize the selection of MOSFETs for both the high-side and low-side follow different selection criteria. Select the high-side to minimize the switching losses and the sign MOS. It to minimize the conduction loss due to the channel and the body diode losses. No that the gate drive losses also affect the terreleasure to the controller.

For loss calculation ref. to Fail hild's Application Note AN-6005 and the association adshest.

High-Sia Losses

Location the 10c Li can be understood by following switch g in rival of the iv OSFET in Figure 22. MOSFEL gate live equivalent circuit is shown in Figure 23.




Figure 22. Switching Losses and Q_G




Figure 23. Drive Equivalent Circuit

The upper graph in Figure 22 represents Drain-to-Source Voltage (V_{DS}) and Drain Crack (I_D) waveforms. The lower graph details Gater' source Voltage (V_{GS}) vs. time with a constant current congright f_D gate. The x-axis is representative f_D at the Character f_D and it controls to f_D and it controls to f_D and it controls to f_D and f_D are given the current from the later iver using the current from the lower approach of the MOSFET datasheets.

Ass as 'ching losses are about the same for both a ring of and falling edge, Q1's witching losses of ir ching the shaded time when the MOSTET has volue across it and current timough it.

Losses are given by (E(. 10), (EQ. 11), and (EQ. 12):

$$P_{U^{3}PER} = P_{SW} + P_{COND}$$
 (EQ. 10)

$$P_{SW} = \left(\frac{V_{LS} \times I_L}{2} \times 2 \times t_s\right) F_{SW}$$
 (EQ. 11)

$$P_{COND} = \left(\frac{V_{CUT}}{V_{IN}}\right) \times I_{OUT}^2 \times R_{DS(ON)}$$
 (EQ. 12)

where P_{UPPER} is the upper MOSFET's total losses and P_{SVV} and P_{COND} are the switching and conduction losses for a given MOSFET. $R_{DS(ON)}$ is at the maximum junction temperature (T_J) and t_S is the switching period (rise or fall time) and equals t2+t3 (Figure 22.).

The driver's impedance and C_{ISS} determine t2 while t3's period is controlled by the driver's impedance and Q_{GD} . Since most of t_S occurs when $V_{GS} = V_{SP}$, assume a constant current for the driver to simplify the calculation of t_S using the following equation:

$$t_{s} = \frac{Q_{G(SW)}}{I_{Driver}} \approx \frac{Q_{G(SW)}}{\left(\frac{V_{CC} - V_{SP}}{R_{Driver} + R_{Gate}}\right)}$$
(EQ. 13)

Most MOSFET vendors specify Q_{GD} and Q_{GS} . $Q_{G(SW)}$ can be determined as:

 $Q_{G(SW)}$ = Q_{GD} + Q_{GS} - Q_{TH} where Q_{TH} is the gate charge required to reach the MOSFET threshold (V_{TH}).

Note that for the high-side MOSFET, V_{DS} equals V_{IN} , which can be as high as 20V in a typical portable application. Include the power delivered to the MOSFET's (P_{GATE}) in calculating the power dissipation required for the FAN5069.

P_{GATE} is determined by the following equation:

$$P_{Gate} = Q_{G} \times V_{CC} \times F_{SW}$$
 (EQ. 14)

where Q_G is the total gate charge to reach V_{CC}.

Low-Side Losses

Q2 switches on or off with its parallel schottky diode simultaneously conducting, so the $V_{DS} \approx$ 0.5V. Since P_{SW} is proportional to $V_{DS},\ Q2\mbox{'s}$ switching losses are negligible and Q2 is selected based on R_{DS(ON)} alone.

Conduction losses for Q2 are given by the equation:
$$P_{COND} = (1-D) \times I_{OUT}^2 \times R_{DS(ON)} \tag{EQ. 15}$$

where $R_{DS(ON)}$ is the $R_{DS(ON)}$ of the MOSFET at the highest operating junction temperature and D=V_{OUT}/V_{IN} is the minimum duty cycle for the converter.

Since D_{MIN} < 20% for portable computers, (1-D) \approx 1 produces a conservative result, simplifying the calculation.

The maximum power dissipation (P_{D(MAX)}) is a function of the maximum allowable die temperature of the lowside MOSFET, the $\theta_{\mbox{\scriptsize JA},}$ and the maximum allowable ambient temperature rise. P_{D(MAX)} is calculated using the following equation:

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_{A(MAX)}}{\theta_{JA}}$$
 (1.). 16)

 θ_{JA} depends primarily on the amount ϵ devoted to heat sinking.

Selection of MOSFET Snubt r Circu

The Switch node (SW) riging is corsed in fast switch ing transitions due to the energy stored in the parasitic elements. This ring g of he SV node couples to other circuits aroun the nove. ... they are not hardled properly. I dampen the ringing, an P-C snubber is connectainacro the SM lode and the source of the low aMC Ei

R-C components for the snubber are selected as follows:

- a) Measure the SW node ringing frequency (F_{ring}) with a low capacitance scope probe.
- b) Connect a capacitor (C_{SNUB}) from SW node to GND so that it reduces this ringing by half.
- c) Place a resistor (R_{SNUB}) in series with this capacitor. R_{SNUB} is calculated using the following equation:

$$R_{SNUB} = \frac{2}{\pi \times F_{ring} \times C_{SNUB}}$$
 (EQ. 17)

d) Calculate the power dissipated in the snubber resistor as shown in the following equation

$$P_{R(SNUB)} = C_{SNUB} \times V_{IN(I \cap X)}^2$$
 F_{SW} (EQ. 18, where, $V_{IN(MAX)}$ is the real amount in the value age and FSW is the converter switching frequency.

The snubber resisto, hos s' aid be c'e-rated to handle the worst- se po in di sipation. Do not use wirewound re sto, for F NUB.

) ical. the closed loop crossover frequency (F_{cross}), when the overall gain is union should be selected to achieve optimal transient and steady-state response to disturbances in line and load conditions. It is recommetided to keep F_{cross} below fith of the switching frequency of the converter. Higher phase margin tends to have a more stable system with more sluggish response to load transients. Optimum phase margin is about 60°, a good compromise between steady state and transient respons(s. A typical design should address variations over a wide range of load conditions and over a large sample of devices.




Figure 24. Closed-Loop System with Type-3 Network

FAN5069 has a high gain error amplifier around which the loop is closed. Figure 24 shows a Type-3 compensation network. For Type-2 compensation, R3 and C3 are not used. Since the FAN5069 architecture employs summing current mode, Type-2 compensation can be used for most applications.

For further information about Type-2 compensation networks, refer to:

■ Venable, H. Dean, "The K factor: A new mathematical tool for stability analysis and synthesis," Proceedings of Powercon, March 1983.

Note: For critical applications requiring wide loop bandwidth using very low ESR output capacitors. use Type-3 compensation.

Type 3 Feedback Component Calculations

Use the following steps to calculate feedback components:

Notation:

C₀ = Net Output Filter capacitance

 $G_p(s)$ = Net Gain of Plant = control-to-output transfer function

L = Inductor Value

R_{DSON} = ON-state Drain-to Source Resistance of Low-side MOSFET

R_{es} = Net ESR of the Output Filter Capacitors

R_I = Load Resistance

T_s = Switching Period

V_{IN} = Input Voltage

F_{SW} = Switching Frequency

Equations:

Effective curre : sense re.
$$S = R = X \times R_{DSO(1)}$$
 (EQ. 19)

Column 2d. to
$$\omega$$
 gain = $M_c = \frac{P_c}{P_c}$ (EQ. 20)

Effe when a nplique =
$$V_m = 3.33 \times 10^{10} \times \frac{(V_{IN} - 1.8) \times T_{IN}}{R_{ramp}}$$

(EQ. 21)

Voltage modulator DC gain =
$$N_V = \frac{VIN}{V_m}$$
 (EQ. 22)

Plant DC gain =
$$M_0 = M_v \parallel M_i = \frac{M_v \times M_i}{M_v + M_i}$$
 (EQ. 23)

Sampling gain natural frequency =
$$\omega_{\rm n} = \frac{\pi}{T_{\rm s}}$$
 (EQ. 24)

Sampling gain quality factor (damping) =
$$Q_z = \frac{-2}{\pi}$$
 (EQ. 25)

Effective inductance =
$$L_e = \frac{M_O}{M_v} \times \left(L + \frac{M_v \times R_i}{\omega_n \times Q_z}\right)$$
 (EQ. 26)

$$R_{p} = \frac{M_{v} \times R_{i} \times R_{L}}{M_{v} \times R_{i} + R_{L}} = (M_{v} \times R_{i}) \parallel R_{L}$$
(EQ. 27)

Poles and Zeros of Plant Transfer Function:

Plant zero frequency =
$$f_z = \frac{1}{2 \times \pi \times C_0 \times R_{es}}$$
 (EQ. 28)

Plant 1st pole frequency =
$$f_{p1} = \frac{1}{2 \times \pi \times \left(C_o \times R_p + \frac{L_e}{R_1}\right)}$$
 (EQ. 29)

Plant 2nd pole frequency =
$$f_{p2} = \frac{1}{2 \times \pi} \times \left(\frac{1}{C_o \times R_L} + \frac{R_p}{L_e} \right)$$
 (EQ. 30)

Plant 3rd pole frequency =
$$f_{p3} = \frac{\omega_n^2 \times L_e}{2 \times \pi \times R_p}$$
 (EQ. 31)

Plant gain (magnitude) response:

$$|G_{p}|(f) = 20 \times \log M_{0} + 10 \times \log \left[\frac{1 + \left(\frac{f}{f_{p}}\right)^{2}}{\left[1 + \left(\frac{f}{f_{p1}}\right)^{2}\right] \times \left[1 + \left(\frac{f}{f_{p2}}\right)^{2}\right] \times \left[1 + \left(\frac{f}{f_{p3}}\right)^{2}\right]}\right]$$
(EQ. 32)

Plant phase response:

$$\angle G_{p}(f) = \tan^{-1}\left(\frac{f}{f_{z}}\right) - \tan^{-1}\left(\frac{f}{f_{p1}}\right) - \tan^{-1}\left(\frac{f}{f_{p2}}\right) - -\tan^{-1}\left(\frac{f}{f_{p3}}\right) - \tan^{-1}\left(\frac{f}{f_{p3}}\right) - \tan^{-1}$$

Calculate plant gain at F_{cross} usin EQ.34 substituting F_{cross} in place of r. The gain that the amplifier needs to provide to get the required crowner given r:

$$G_{AMP} = \frac{1}{|G_D|(F_C)}$$
 (EQ. 34)

The phase oos...equir is calculated as given in (EQ. 35)

P' se '05
$$M_{L} = G_{p}(F_{cross}) - 90^{\circ}$$
 (EQ. 35)

where Mill he desired phase margin in degrees.

The ack component values are calculated as given in equations below:

$$K = \left\{ T \ln \left[\left(\frac{E \cos t}{4} \right) + 45 \right] \right\}$$
 (EQ. 36)

$$C^{2} = \frac{1}{2 \times \pi \times F_{cross} \times \widetilde{G}_{AMP} \times R1}$$
(EQ. 37)

$$C1 = C2 \times (K-1)$$
 (EQ. 38)

$$C3 = \frac{1}{2 \times \pi \times F_{cross} \times \sqrt{K} \times R3}$$
 (EQ. 39)

$$R2 = \frac{\sqrt{K}}{2 \times \pi \times F_{cross} \times C1}$$
 (EQ. 40)

R3 =
$$\frac{R1}{(K-1)}$$
 (EQ. 41)

Design Tools

Fairchild application note **AN-6010** provides a PSPICE model and spreadsheet calculator for the PWM regulator, simplifying external component selections and verifying loop stability. The topics covered provide an understanding of the calculations in the spreadsheet.

The spreadsheet calculator, which is part of **AN-6010**, can be used to calculate all external component values for designing around FAN5069. The spreadsheet provides optimized compensation components and generates a Bode Plot to ensure loop stability.

Based on the input values entered, **AN-6010**'s PSPICE model can be used to simulate Bode Plots (for loop stability) as well as transient analysis to help customize the design for a wide range of applications.

Use Fairchild Application Note **AN-6005** for prediction of the losses and die temperatures for the power semiconductors used in the circuit.

AN-6010 and **AN-6005** can be downloaded from www.fairchildsemi.com/apnotes/.


Layout Considerations

The switching power converter layout needs careful attention and is critical to achieving low losses and clean and stable operation. Below are specific recommendations for good board layout:

- Keep the high-current traces and load connections as short as possible.
- Use thick copper boards whenever possible to achieve higher efficiency.
- Keep the loop area between the SW node, low-side MOSFET, inductor, and the output capacitor as small as possible.
- Route high dV/dt signals, such so ode, away from the error amplifier input/c out pir Keep components connected to seep pin. lose the pins.
- Place ceramic de-co、 'in ~ upacit very close to the VCC pin.
- All input si als are afer and with respect to AGND pin. Delicate one lain of the PCB for a GND plane.
 - M. '... 'D loops in ine layout to avoid EMI-related ssu
- Calve traces for the lower (ale drive to keep the drive impedances low.
- Connect PGND directly to the lower MOSFET source pin.
- Use wide rand areas with appropriate thermal vias to effectively remove heat from the MOSFETs.
- Use snubber circuits to minimize high-frequency ringing at the S¹V nodes.
- ▶ Place the output capacitor for the LDO close to the sou ce of the LDO MOSFET.

Application Board Schematic

 $V_{IN} = 3$ to 24V; $V_{OUT} = 1.5V$ at 20A.



Figur 25. A. licatic Board Schematic

Bill of Materials

Part Description	Quantity	Designator	Venuor	Vendor Part #
Capacitor, 1500pF, 20%, 25V, 0600077R	1	C1	Panasi nic	PCC1774CT-ND
Capacitor, 220pF, 5%, 50V, 06 ,,NPO	1	<i>C</i> 2	Panasonic	PCC221ACVCT-ND
Capacitor, 3300pF, 10%. 50V, 33,X7R	A 10	Co Co	Panasonic	PCC1778CT-ND
Capacitor, 0.1μF, 1 υ, ΔυV, 06 Y7R	4	C4, Ct. C6, C15	Panasonic	PCC2277CT-ND
Capacitor, 0 22µl \(\frac{1}{2}\) \(\frac{1}2\) \(Z	7.7 C8	Panasonic	PCC1767CT-ND
Capacitor, 0. F, 10%, 50V 303,X7R	1	Cs	Panasonic	PCC1784CT-ND
C2 920, 205 _J, 25V,2U1, 21m,1.96A.	2	C10, C11	Nippon-Chemicon	KZH25VB820MHJ20
pacitor, ημF, %, 8X8, 2.ξ.Υ.Ζ.ηOhm,6.1′		C17	Nippon-Chemicon	PSC2.5VB820MH08
C voitor, 5 µF, 20%, 8×11.5, 4v,7mOhm ,5 584	3	C12, C13, C14	Nippon-Chemicon	PSA4VB560MH11
Cap 'or J00pF, 1J%, 01', 0603,Xi'R	1	C16	Panasonic	PCC332BNCT-ND
Conne or Head or 7.100 Vertical, 7.11 - 2 Pin	1	J1	Molex	WM6436-ND
Terminal Quickti. Male .052"Dia.187" Tab	6	J2 - J7	Keystone	1212K-ND
Inductor, 1.31.11, 20%, 26Amps Max. 3.74 nOnm	1	L1	Inter-Technical	SC5018-1R8M
MOSFL 7 N-CH, 32 mΩ, 20V, 21A, D-3AK, FSID: FDD6530A	1	Q1	Fairchild Semiconductor	FDD6530A
MCSFET N-CH, 8.8 mΩ, 3(V. 50, D-PAK, FSID: FDD6296	1	Q2	Fairchild Semiconductor	FDD6296
MOSFET N-CH, 6 mΩ, 30V, 75A, D-PAK, FSID: FDD6606	2	Q3, Q4	Fairchild Semiconductor	FDD6606
Resistor, 5.11K, 1%, 1/16W	1	R1	Panasonic	P5.11KHCT-ND
Resistor, 12.7K, 1%, 1/16W	1	R2	Panasonic	P12.7KHCT-ND
Resistor, 825Ω, 1%, 1/16W	1	R3	Panasonic	P825HCT-ND
Resistor, 49.9K, 1%, 1/16W	1	R4	Panasonic	P49.9KHCT-ND
Resistor, 243K, 1%, 1/16W	1	R5	Panasonic	P243KHCT-ND
Resistor,453K, 1%, 1/16W	1	R6	Panasonic	P453KHCT-ND
Resistor,10K, 1%, 1/16W	1	R7	Panasonic	P10.0KHCT-ND
Resistor, 4.99K, 1%, 1/16W	1	R8	Panasonic	P4.99KHCT-ND
Resistor, 220Ω, 1%, 1/4W	1	R9	Panasonic	P200FCT-ND
Resistor, 5.90K, 1%, 1/16W	1	R10	Panasonic	P5.90KHCT-ND
Resistor, 2.2Ω, 1%, 1/4W	1	R11	Panasonic	P2.2ECT-ND
Connector Header 0.100 Vertical, Tin - 1 Pin	3	TP1,TP2, Vcc	Molex	WM6436-ND
IC, System Regulator, TSSOP16, FSID: FAN5069	1	U1	Fairchild Semiconductor	FAIRCHILD

Typical Application Board Layout




Figure 26. Assembly Diagram





Figure 12 a Lay 2



rigur∈ ?7. Top Layer




Figure 30. Bottom Layer





Figure 28. Mid Layer 1





ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and severally, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify an

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

N. American Technical Support: 800-282-9855 Toll Free

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative