

November 2013

FAN6757— mWSaver® PWM Controller

Features

- Single-Ended Topologies, such as Flyback and Forward Converters
- mWSaver® Technology
 - Achieves Low No-Load Power Consumption:
 <50 mW at 230 V_{AC} (EMI Filter Loss Included)
 - Eliminates X Capacitor Discharge Resistor Loss with AX-CAP[®] Technology
 - Linearly Decreases Switching Frequency to 23 kHz
 - Burst Mode Operation at Light-Load Condition
 - 500 V High-Voltage JFET Startup Circuit to Eliminate Startup Resistor Loss
- Highly Integrated with Rich Features
 - Proprietary Frequency Hopping to Reduce EMI
 - High-Voltage Sampling to Detect Input Voltage
 - Peak-Current-Mode Control with Slope Compensation
 - Cycle-by-Cycle Current Limiting with Line Compensation
 - Leading-Edge Blanking (LEB)
 - Built-In 7 ms Soft-Start
- Advanced Protections
 - Brown-In/Brownout Recovery
 - Internal Overload / Open-Loop Protection (OLP)
 - V_{DD} Under-Voltage Lockout (UVLO)
 - V_{DD} Over-Voltage Protection (V_{DD} OVP)
 - Over-Temperature Protection (OTP)
 - Current-Sense Short-Circuit Protection (SSCP)

Description

The FAN6757 is a next-generation Green Mode PWM controller with innovative mWSaver® technology, which dramatically reduces standby and no-load power consumption, enabling conformance to worldwide Standby Mode efficiency guidelines.

An innovative AX-CAP[®] method minimizes losses in the EMI filter stage by eliminating X-cap discharge resistors while meeting IEC61010-1 safety requirements.

Protections ensure safe operation of the power system in various abnormal conditions. A proprietary frequency-hopping function decreases EMI emission. Built-in synchronized slope compensation allows more stable Peak-Current-Mode control over a wide range of input voltage and load conditions. The proprietary internal line compensation ensures constant output power limit over the entire universal line voltage range.

Requiring a minimum number of external components, FAN6757 provides a basic platform that is well suited for cost-effective flyback converter designs that require extremely low standby power consumption.

Applications

Flyback power supplies that demand extremely low standby power consumption, such as:

- Adapters for Notebooks, Printers, Game Consoles
- Open-Frame SMPS for LCD TV, LCD Monitors, Printers

Ordering Information

Part Number	Part Number		Protections ⁽¹⁾		Operating	Package	Packing	
Part Number	OLP	OVP	ОТР	SSCP	Temperature Range	Fackage	Method	
FAN6757MRMX	A/R	L	L	A/R	-40 to +105°C	8-Pin, Small-Outline Package (SOP)	Tape & Reel	

Note:

A/R = Auto Recovery Mode protection, L = Latch Mode protection.

Application Diagram




Figure 1. Typical Application

Internal Block Diagram





Figure 2. Functional Block Diagram

Marking Information



- Z Plant Code
- X 1-Digit Year Code
- Y 1-Digit Week Code
- TT 2-Digit Die Run Code
- T Package Type (M=SOP)
- M Manufacture Flow Code

Figure 3. Top Mark

Pin Configuration




Figure 4. Pin Configuration (Top View)

Pin Definitions

Pin#	Name	Description
1	GND	Ground . This pin is used for the ground potential of all the pins. A 0.1 μF decoupling capacitor placed between VDD and GND is recommended.
2	FB	Feedback . The output voltage feedback information from the external compensation circuit is fed into this pin. The PWM duty cycle is determined from this pin and the current-sense signal from Pin 6. The FAN6757 performs open-loop protection: if the FB voltage is higher than a threshold voltage (around 4.6 V) for more than 57.5 ms, the controller latches off the PWM.
3	NC	No connection
4	HV	High-Voltage Startup . This pin is connected to the line input or bulk capacitor, via 200 kΩ resistors, to achieve brownout and high/low line compensation. If the voltage of the HV pin is lower than the brownout voltage (AC line peak voltage less than 100 V) and lasts for 65 ms, PWM output turns off. High/low line compensation dominates the OCP level and cycle-by-cycle current limit, to solve the unequal OCP level and power-limit problems under universal input.
5	RT	Over-Temperature Protection. An external NTC thermistor is connected from this pin to the GND pin. The impedance of the NTC thermistor decreases at high temperatures. Once the voltage of the RT pin drops below the threshold voltage, the controller latches off the PWM. If the RT pin is not connected to an NTC resistor for over-temperature protection, it is recommended to place one 100 $k\Omega$ resistor to ground to prevent from noise interference. This pin is limited by an internal clamping circuit.
6	SENSE	Current Sense. The sensed voltage is used for peak-current-mode control and cycle-by-cycle current limiting.
7	VDD	Power Supply . The internal protection circuit disables PWM output as long as V_{DD} exceeds the OVP trigger point.
8	GATE	Gate Drive Output . The totem-pole output driver for the power MOSFET. It is internally clamped below 14.5 V.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Units
V _{VDD}	DC Supply Voltage ^(1,2)		30	V
V_{FB}	FB Pin Input Voltage	-0.3	7.0	V
V _{SENSE}	SENSE Pin Input Voltage	-0.3	7.0	V
V_{RT}	RT Pin Input Voltage	-0.3	7.0	V
V _{HV}	HV Pin Input Voltage		500	V
P _D	Power Dissipation (T _A <50°C)		400	mW
ӨЈА	Thermal Resistance (Junction-to-Air)		150	°C/W
TJ	Operating Junction Temperature	-40	+125	°C
T _{STG}	Storage Temperature Range	-55	+150	°C
TL	Lead Temperature (Wave Soldering or IR, 10 Seconds)		+260	°C
ESD	Human Body Model, JEDEC:JESD22-A114 All Pins except HV Pin ⁽³⁾		6.5	14/
E3D	Charged Device Model, JEDEC:JESD22-C101 All Pins except HV Pin ⁽³⁾		2.0	kV

Notes:

- 1. All voltage values, except differential voltages, are given with respect to the network ground terminal.
- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
- 3. ESD level on the HV pin is CDM=1 kV and HBM=1 kV.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. We does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
R _{HV}	Resistance on HV Pin	150	200	250	kΩ

Electrical Characteristics

 $V_{DD}{=}15~V$ and $T_{J}{=}T_{A}{=}25^{\circ}C$ unless otherwise noted.

Symbol Parameter		Conditions	Min.	Тур.	Max.	Unit
V _{DD} Section	on	•			•	
$V_{\text{DD-ON}}$	Threshold Voltage to Startup	V _{DD} Rising	16	17	18	V
V _{UVLO}	V _{UVLO} Threshold Voltage to Stop Switching in Normal Mode V _{DD} Falling		5.5	6.5	7.5	V
V _{RESTART}	Threshold Voltage to enable HV Startup to Charge V _{DD} in Normal Mode	V _{DD} Falling		4.7		V
$V_{DD\text{-}OFF}$	Threshold Voltage to Stop Operating in Protection Mode	V _{DD} Falling	10	11	12	V
$V_{\text{DD-OLP}}$	Threshold Voltage to Enable HV Startup to Charge V _{DD} in Protection Mode	V _{DD} Falling	6	7	8	V
$V_{\text{DD-LH}}$	Threshold Voltage to Release Latch Mode	V _{DD} Falling	3.5	4.0	4.5	V
V _{DD-AC}	Minimum Voltage of VDD Pin for Enabling Brown-in to Avoid Startup Fail		V _{UVLO} +2.5	V _{UVLO} +3.0	V _{UVLO} +3.5	V
I _{DD-ST}	Startup Current	V _{DD} =V _{DD-ON} – 0.16 V			30	μΑ
I _{DD-OP1}	Supply Current in PWM Operation	V _{DD} =15 V, V _{FB} =3 V, Gate Open			1.8	mA
I _{DD-OP2}	Supply Current when PWM Stops	V _{DD} =15 V, V _{FB} <1.4 V, Gate Off			800	μΑ
I _{DD-OLP}	Internal Sink Current when V _{DD} . OLP <v<sub>DD<v<sub>DD-OFF in Protection Mode</v<sub></v<sub>	$V_{DD} = V_{DD-OLP} + 0.1 \text{ V}$	90	140	190	μA
I _{LH}	Internal Sink Current when V _{DD} <v<sub>DD-OLP in Latch-Protection Mode</v<sub>	V _{DD} = 5 V	30			μΑ
V _{DD-OVP}	Threshold Voltage for V _{DD} Over-Voltage Protection		23.5	24.5	25.5	V
t _{D-VDDOVP}	V _{DD} Over-Voltage Protection Debounce Time		110	205	300	μs
HV Sectio	n		- 7	I.		
I _{HV}	Inherent Current Limit of HV Pin	V _{AC} =90 V (V _{DC} =120 V), V _{DD} =0 V	1.50	3.25	5.00	mA
V _{AC-OFF}	Threshold Voltage for Brownout	DC Source Series, R=200 kΩ to HV Pin	90	100	110	V
V _{AC-ON}	Threshold Voltage for Brown-In	DC Source Series, R=200 kΩ to HV Pin	100	110	120	V
$\triangle V_{AC}$	V _{AC-ON} – V _{AC-OFF}	DC Source Series, R=200 kΩ to HV Pin	8	12	16	V
t _{D-AC-OFF}	Debounce Time for Brownout		40	65	90	ms
t _{S-WORK}	Work Period of HV-Sampling Circuit in Standby Mode	V _{FB} <v<sub>FB-ZDC</v<sub>	95	140	185	ms
t _{S-REST}	Rest Period of HV-Sampling Circuit in Standby Mode	V _{FB} <v<sub>FB-ZDC</v<sub>	180	260	320	ms
$V_{\text{HV-DIS}}$	HV Discharge Threshold	R _{HV} =200 kΩ to HV Pin	V _{DC} ×0.45	V _{DC} ×0.51	V _{DC} ×0.56	V
t _{D-HV-DIS}	Debounce Time for HV Discharge		75	115	155	ms
t _{HV-DIS}	HV Discharge Time		360	510	660	ms

Continued on the following page...

Electrical Characteristics

 V_{DD} =15 V and T_J = T_A =25°C unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Oscillator	Section			•	•	•
4	Fraguerov in Normal Made	Center Frequency	62	65	68	I/LI=
f _{OSC}	Frequency in Normal Mode	Hopping Range (V _{FB} >V _{FB-N})	±3.55	±4.25	±4.95	kHz
t _{HOP}	Hopping Period	V _{FB} >V _{FB-G}	5.12	6.40	7.68	ms
		Center Frequency	20	23	26	
f _{OSC-G}	Green-Mode Frequency	Hopping Range (Increase V _{FB} from V _{FB-G} Until Hopping Starts)	±1.25	±1.50	±1.75	kHz
f_{DV}	Frequency Variation vs. V _{DD} Deviation	V _{DD} =11 V to 22 V			5	%
f _{DT}	Frequency Variation vs. Temperature Deviation	T _A =-40 to 105°C			5	%
Feedback	Input Section					
A _V	Input Voltage to Current-Sense Attenuation		1/4.50	1/3.75	1/3.00	V/V
Z _{FB}	Pull High Impedance at Normal Mode		17	19	21	kΩ
V _{FB-OPEN}	Output High Voltage	FB Pin Open	5.2	5.4	5.6	V
V_{FB-OLP}	FB Open-Loop Trigger Level		4.3	4.6	4.9	V
t _{D-OLP}	Delay of FB Pin Open-Loop Protection		45.0	57.5	70.0	ms
V_{FB-N}	Green-Mode Entry FB Voltage		2.6	2.8	3.0	V
V_{FB-G}	Green-Mode Ending FB Voltage		2.1	2.3	2.5	V
V _{FB-ZDCR}	FB Threshold Voltage for Zero-Duty Recovery at Normal Mode		1.9	2.1	2.3	٧
$V_{\text{FB-ZDC}}$	FB Threshold Voltage for Zero-Duty at Normal Mode		1.8	2.0	2.2	٧
Current-S	ense Section					
t _{PD}	Delay to Output			100	250	ns
t _{LEB}	Leading-Edge Blanking Time		200	265	330	ns
V _{LIMIT-L}	Current Limit at Low Line (V _{AC-RMS} =86 V)	V_{DC} =122 V, Series R=200 kΩ to HV	0.43	0.46	0.49	V
V _{LIMIT-H}	Current Limit at High Line (V _{AC-RMS} =259 V)	V_{DC} =366 V, Series R=200 kΩ to HV	0.36	0.39	0.42	V
V _{SSCP-L}	Threshold Voltage for SENSE Short- Circuit Protection	V_{DC} =122 V, Series R=200 kΩ to HV	30	50	70	mV
V _{SSCP-H}	Threshold Voltage for SENSE Short- Circuit Protection	V_{DC} =366 V, Series R=200 kΩ to HV	80	100	120	mV
t _{ON-SSCP}	On Time for V _{SSCP-(L/H)} Checking	V _{SENSE} <v<sub>SSCP-(L/H)</v<sub>	4.00	4.55	5.10	μs
t _{D-SSCP}	Debounce Time for SENSE Short- Circuit Protection	V _{SENSE} <v<sub>SSCP-(L/H)</v<sub>	110	170	230	μs
t _{SS}	Soft-Startup Time	Startup Time	5	7	9	ms


Continued on the following page...

Electrical Characteristics

 $V_{DD}{=}15~V$ and $T_{J}{=}T_{A}{=}25^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
GATE Sec	tion	1			1	
DCY _{MAX}	Maximum Duty Cycle		75.0	82.5	90.0	%
V _{GATE-L}	Gate Low Voltage	V _{DD} =15 V, I _O =50 mA			1.5	V
V_{GATE-H}	Gate High Voltage	V _{DD} =12 V, I _O =50 mA	8			V
t _r	Gate Rising Time (10~90%)	V _{DD} =15 V, C _L =1 nF	85	110	135	ns
t _f	Gate Falling Time (10~90%)	V _{DD} =15 V, C _L =1 nF	30	40	50	ns
V _{GATE-CLAMP}	Gate Output Clamping Voltage	V _{DD} =22 V	11.0	14.5	18.0	V
RT Section	n					
I _{RT}	Output Current of RT Pin			100		μΑ
V _{RTTH1}	Threshold Voltage, Latch Protection (Generally Used for External OTP Triggering)	V _{RTTH2} < V _{RT} < V _{RTTH1} , After 14.5 ms Latch Off	1.000	1.035	1.070	V
V _{RTTH2}	Second Latch Protection Threshold Voltage	V _{RTTH2} < 0.7 V, After 185 µs Latch Off	0.65	0.70	0.75	٧
R _{OTP}	Value of V _{RTTH1} /I _{RT}		9.66	10.50	11.34	kΩ
t _{D-OTP1}	Debounce Time, First Latch Protection Triggering	$V_{RTTH2} < V_{RT} < V_{RTTH1}$	11.0	14.5	18.0	ms
t _{D-OTP2}	Debounce Time, Second Latch Protection Triggering	V _{RT} < V _{RTTH2}	110	185	260	μs
Over-Tem	perature Protection Section (OTP)					
T _{OTP}	Protection Junction Temperature			+135		°C
T _{RESTART}	Restart Junction Temperature			T _{OTP} - 25		°C

Typical Characteristics






Figure 5. V_{RESTART} vs. Temperature




Figure 6. V_{DD-OFF} vs. Temperature




Figure 7. V_{DD-OLP} vs. Temperature




Figure 8. V_{DD-LH} vs. Temperature





Figure 9. T_{D-OLP} vs. Temperature

Figure 10. I_{LH} vs. Temperature

Typical Characteristics







Figure 11. V_{AC-ON} vs. Temperature

Figure 12. V_{AC-OFF} vs. Temperature







Figure 13. fosc vs. Temperature

Figure 14.1/Av vs. Temperature







Figure 15. Z_{FB} vs. Temperature

Figure 16. V_{FB-OPEN} vs. Temperature

Typical Characteristics







Figure 17. DCY_{MAX} vs. Temperature

Figure 18. V_{LIMIT-L} vs. Temperature






Figure 19. V_{LIMIT-H} vs. Temperature

Figure 20.t_{LEB} vs. Temperature

Functional Description

Current Mode Control

FAN6757 employs peak current-mode control, as shown in Figure 21. An opto-coupler (such as the H11A817A) and a shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{sense} resistor makes it possible to control the switching duty cycle. The built-in slope compensation stabilizes the current loop and prevents sub-harmonic oscillation.




Figure 21. Current Mode Control Circuit Diagram

Green-Mode Operation

The FAN6757 modulates the PWM frequency as a function of the FB voltage to improve the medium- and light-load efficiency, as shown in Figure 22. Since the output power is proportional to the FB voltage in current-mode control, the switching frequency decreases as load decreases. In heavy-load conditions, the switching frequency is fixed at 65 kHz. Once $V_{\rm FB}$ decreases below $V_{\rm FB-N}$ (2.8 V), the PWM frequency starts linearly decreasing from 65 kHz to 23 kHz to reduce switching losses. As $V_{\rm FB}$ drops to $V_{\rm FB-G}$ (2.3 V), where switching frequency is decreased to 23 kHz, the switching frequency is fixed to avoid acoustic noise.




Figure 22. V_{FB} vs. PWM Frequency

When V_{FB} falls below $V_{FB\text{-}ZDC}$ (2.0 V) as load decreases further, the FAN6757 enters Burst Mode operation, where PWM switching is disabled. Then the output voltage starts to drop, causing the feedback voltage to rise. Once V_{FB} rises above $V_{FB\text{-}ZDCR}$ (2.1 V), switching resumes. Burst Mode alternately enables and disables

switching, reducing switching loss for lower power consumption, as shown in Figure 23.




Figure 23. Burst Switching in Green Mode

Operating Current

In normal conditions, operating current is less than 1.8 mA (I_{DD-OP1}). When V_{FB} <1.4 V, operating current is further reduced below 800 μ A (I_{DD-OP2}) by disabling several blocks of the FAN6757. The low operating current improves light-load efficiency and reduces the requirement of V_{DD} hold-up capacitance.

High-Voltage Startup and Line Sensing

The HV pin is typically connected to the AC line input through two external diodes and one resistor (R_{HV}), as shown in Figure 24. When the AC line voltage is applied, the V_{DD} hold-up capacitor is charged by the line voltage through the diodes and resistor. After V_{DD} reaches the turn-on threshold voltage ($V_{DD\text{-}ON}$), the startup circuit charging V_{DD} capacitor is switched off and V_{DD} is supplied by the auxiliary winding of the transformer. Once the FAN6757 starts up, it continues operation until V_{DD} drops below 6.5 V (V_{UVLO}). The IC startup time with a given AC line input voltage is:

$$t_{STARTUP} = R_{HV} \cdot C_{DD} \cdot \ln \frac{V_{AC-IN} \cdot \frac{2\sqrt{2}}{\pi}}{V_{AC-IN} \cdot \frac{2\sqrt{2}}{\pi} - V_{DD-ON}}$$
(1)




Figure 24. Startup Circuit

The HV pin detects the AC line voltage using a switched voltage divider consisting of an external resistor (R_{HV}) and an internal resistor (R_{LS}), as shown in Figure 24. The internal line-sensing circuit detects line voltage using a sampling circuit and a peak-detection circuit. Since the voltage divider causes power consumption when it is switched on, the switching is driven by a signal with a very narrow pulse width to minimize power loss. The sampling frequency is also adaptively changed according to the load condition to minimize power consumption in light-load condition.

Based on the detected line voltage, brown-in and brownout thresholds are determined as:

$$V_{BROWN-IN} \text{ (RMS)} = \frac{R_{HV}}{200 \text{k}} \cdot \frac{V_{AC-ON}}{\sqrt{2}}$$
 (2)

$$V_{BROWN-OUT} \text{ (RMS)} = \frac{R_{HV}}{200 \text{k}} \cdot \frac{V_{AC-OFF}}{\sqrt{2}}$$
 (3)

Since the internal resistor (R_{LS} =1.62 k Ω) of the voltage divider is much smaller than R_{HV} , the thresholds are given as a function of R_{HV} .

Note that V_{DD} must be larger than V_{DD-AC} to start up, even though sensed line voltage satisfies Equation 2.

AX-CAP® Discharge

The EMI filter in the front end of the Switched-Mode Power Supply (SMPS) typically includes a capacitor across the AC line connector. Most of the safety regulations, such as UL 1950 and IEC61010-1, require the capacitor be discharged to a safe level within a given time when AC plug is removed from its receptacle. Typically, discharge resistors across the capacitor are used to ensure the capacitor is discharged naturally, which introduces power loss as long as it is connected to the receptacle.

The innovative AX-CAP® technology intelligently discharges the filter capacitor only when the power supply is unplugged from the power outlet. Since the AX-CAP® discharge circuit is disabled in normal operation, the power loss in the EMI filter can be virtually removed.

The discharge of the capacitor is achieved through the HV pin. Once AC outlet detaching is detected, the FAN6757 discharges the capacitor across the AC line connector by the external resistor on the HV pin.

High/Low Line Compensation for Constant Power Limit

FAN6757 has pulse-by-pulse current limit, as shown in Figure 25, to limit the maximum input power with a given input voltage. If the output consumes beyond this maximum power, the output voltage drops triggering the overload protection.

As shown in Figure 25, the high/low line compensation block adjusts the current-limit level, V_{LIMIT} , based on the line voltage. Figure 26 shows how the pulse-by-pulse current-limit level changes with the line voltage for different R_{HV} resistors. To maintain the constant output power limit regardless of line voltage, the cycle-by-cycle current-limit level, V_{LIMIT} , decreases as line voltage

increases. The current-limit level is also proportional to the R_{HV} resistor value and the power-limit level can be tuned using the R_{HV} resistor.




Figure 25. Pulse-by-pulse Current Limit Circuit




Figure 26. Current Limit vs. Line Voltage

Under-Voltage Lockout (UVLO)

As shown in Figure 27, as long as protection is not triggered, the turn-off threshold of V_{DD} is fixed internally at V_{UVLO} (6.5 V). When Protection Mode is triggered, the V_{DD} level to terminate PWM gate switching is changed to $V_{\text{DD-OFF}}$ (11 V), as shown in Figure 28. When V_{DD} drops below $V_{\text{DD-OFF}}$, switching is terminated and the operating current from VDD is reduced to $I_{\text{DD-OLP}}$ to slow down the discharge of VDD until V_{DD} reaches $V_{\text{DD-OLP}}$. This delays re-startup after shutdown by protection to minimize the input power and voltage/current stress of switching devices during fault condition.




Figure 27. V_{DD} UVLO at Normal Mode




Figure 28. V_{DD} UVLO at Protection Mode

Leading-Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs on the sense resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time, t_{LEB} , is introduced. During this blanking period, the current-limit comparator is disabled and cannot switch off the gate driver.

Gate Output / Soft Driving

The BiCMOS output stage has a fast totem-pole gate driver. The output driver is clamped by an internal 14.5 V Zener diode to protect power MOSFET gate from over voltage. A soft driving is implemented to minimize electromagnetic interference (EMI) by reducing the switching noise.

V_{DD} Over-Voltage Protection (OVP)

 V_{DD} over-voltage protection prevents IC damage from over-voltage exceeding the IC voltage rating. When the V_{DD} voltage exceeds 24.5 V, the protection is triggered. This protection is typically caused by open circuit of the secondary-side feedback network.

Soft-Start

An internal soft-start circuit progressively increases the pulse-by-pulse current-limit level of the MOSFET for 7 ms during startup to establish the correct working conditions for the transformers and capacitors.

Over-Temperature Protection (OTP)

The RT pin provides adjustable Over-Temperature Protection (OTP) and an external latch triggering

function. For OTP applications, an NTC thermistor, R_{NTC} , usually in series with a resistor R_A , is connected between the RT pin and ground. The internal current source, I_{RT} , (100 μ A) introduces voltage on RT as:

$$V_{RT} = I_{RT} \cdot (R_{NTC} + R_A) \tag{4}$$

At high ambient temperature, R_{NTC} decreases reducing V_{RT} . When V_{RT} is lower than V_{RTTH1} (1.035 V) for longer than $t_{D\text{-}OTP1}$ (14.5 ms), the protection is triggered and the FAN6757 enters latch mode protection.

The OTP can be also trigged by pulling down the RT pin voltage using an opto-coupler or transistor. Once V_{RT} is less than V_{RTTH2} (0.7 V) for longer than $t_{\text{D-OTP2}}$ (185 $\mu\text{s})$, the protection is triggered and latch mode protection begins.

When OTP is not used, it is recommended to place a 10 $k\Omega$ resistor between this pin and ground to prevent noise interference.

Sense-Pin Short-Circuit Protection

FAN6757 provides safety protection for Limited Power Source (LPS) test. When the current-sense resistor is short circuited by a soldering defect during production, the current-sensing information is not properly obtained, which results in unstable operation of the power supply.

To protect the power supply against a short circuit across the current-sense resistor, the FAN6757 shuts down when the current-sense voltage is very low, even with a relatively large duty cycle. As shown in Figure 29, the current-sense voltage is sampled $t_{\text{ON-SSCP}}$ (4.55 μ s) after the gate turn-on. If the sampled voltage (Vs-cs) is lower than VsscP for 11 consecutive switching cycles (170 μ s), the FAN6757 shuts down immediately. VsscP varies linearly with the line voltage. At 122 V DC input, it is typically 50 mV (VsscP-L); while at 366 V DC, it is typically100 mV (VsscP-H).




Figure 29. Timing Diagram of SSCP

Typical Application Circuit

Application	PWM Controller	Input Voltage Range	Output
65 W Notebook Adapter	FAN6757MRMX	85 V _{AC} ~ 265 V _{AC}	19 V, 3.42 A




Figure 30. Schematic of Typical Application Circuit

Transformer Schematic Diagram

Core: Ferrite Core RM-10

■ Bobbin: RM-10




Figure 31. Transformer Specification

Winding Specification

	Pin (Start → Finish)	Wire	Turns	Winding Method	Remark				
N1	4 → 5	0.5φ×1	19	Solenoid Winding	Enameled Copper Wire				
Insulation: Polyester Tape, t = 0.025 mm, 1 Layer									
Shielding: Adhesive Tape of Copper Foil, t = 0.025×7 mm, 1.2 Layers, Open Loop, Connected to Pin 4									
Insul	ation: Polyester Tape t = 0.025 m	nm, 3 Layer	'S						
N2	$S\toF$	0.9φ×1	8	Solenoid Winding	Triple Insulated Wire				
Insul	ation: Polyester Tape, t = 0.025m	nm, 3 Layer	'S						
N3	9 → 7	0.4φ×1	7	Solenoid Winding	Enameled Copper Wire				
Insul	ation: Polyester Tape, t = 0.025 r	nm, 1 Laye	r						
Shiel	ding: Adhesive Tape of Copper F	Foil, t = 0.02	25×7 mm,	1.2 Layers, Open Loop, Co	nnected to Pin 4				
Insulation: Polyester Tape t = 0.025 mm, 3 Layers									
N4	5 → 6	0.5φ×1	19	Solenoid Winding	Enameled Copper Wire				
Insul	Insulation: Polyester Tape t = 0.025 mm, 3 Layers								

Electrical Characteristics

	Pin	Specification	Remark
Primary-Side Inductance	4-6	510 μH ±5%	1 kHz, 1 V
Primary-Side Effective Leakage Inductance	4-6	20 μH Maximum	Short All Other Pins

Typical Performance

Table 1. Power Consumption

Input Voltage	Output Power	Actual Output Power	Input Power	Specification
VI.	No Load	0 W	0.045 W	Input Power < 0.05 W
230 V _{AC}	0.25 W	0.255 W	0.360 W	Input Power < 0.5 W
	0.5 W	0.521 W	0.711 W	Input Power < 1 W

Table 2. Efficiency

Output Power	16.25 W	32.5 W	48.75 W	65 W	Average
115 V 60 Hz	87.84%	87.42%	86.92%	86.23%	87.10%
230 V 50 Hz	87.88%	87.95%	87.82%	87.69%	87.83%

Physical Dimensions




Figure 32. 8-Pin, SOP-8 Package

Package drawings are provided as a service to customers considering our components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact our representative to verify or obtain the most recent revision. Package specifications do not expand the terms of our worldwide terms and conditions, specifically the warranty therein, which covers our products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/dwg/M0/M08A.pdf.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

CTL™ GTO™
Current Transfer Logic™ IntelliMAX™
DEUXPEED® ISOPLANAR™

Dual Cool™ Making Small Speakers Sound Louder

EcoSPARK[®] and Better[™]

EfficientMax[™] MegaBuck[™]

ESBC[™] MICROCOUPLER[™]

MicroFET[™]

MicroPak[™]

Fairchild® MicroPak2™
Fairchild Semiconductor® MillerDrive™
FACT Quiet Series™ MotionMax™
FACT® MotionMax™
FAST® OptoHIT™
FastvCore™ OPTOLOGIC®
FETBench™ OPTOLANAR®

PowerTrench® PowerXS™ Programmable

Programmable Active Droop™

QFET[®]
QS™
Quiet Series™
RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™

Solutions for Your Success™

Solutions for You SPM® STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™
SYSTEM
GENERAL®'
TinyBoost®
TinyBook®
TinyCalc™
TinyLogic®
TinYOPTO™
TinyPOWer™
TinyPWM™
TinyWire™
TranSiC™
TriFault Detect™
TRUECURRENT®*
µSerDes™

UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 166

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.