

FCA20N60S / FCA20N60S_F109 600V N-Channel MOSFET



Features

- 650V @ $T_J = 150^\circ\text{C}$
- Typ. $R_{ds(on)}=0.22\Omega$
- Ultra low gate charge (typ. $Q_g=55\text{nC}$)
- Low effective output capacitance (typ. $C_{oss,eff}=110\text{pF}$)
- 100% avalanche tested

Description

SuperFET™ is, Fairchild's proprietary, new generation of high voltage MOSFET family that is utilizing an advanced charge balance mechanism for outstanding low on-resistance and lower gate charge performance.

This advanced technology has been tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate and higher avalanche energy. Consequently, SuperFET is very suitable for various AC/DC power conversion in switching mode operation for system miniaturization and higher efficiency.



Absolute Maximum Ratings

Symbol	Parameter	FCA20N60S	Unit
V_{DSS}	Drain-Source Voltage	600	V
I_D	Drain Current - Continuous ($T_C = 25^\circ\text{C}$) - Continuous ($T_C = 100^\circ\text{C}$)	20 12.7	A A
I_{DM}	Drain Current - Pulsed	(Note 1)	A
V_{GSS}	Gate-Source voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy	(Note 2)	mJ
I_{AR}	Avalanche Current	(Note 1)	A
E_{AR}	Repetitive Avalanche Energy	(Note 1)	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	V/ns
P_D	Power Dissipation ($T_C = 25^\circ\text{C}$) - Derate above 25°C	260 2.1	W W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
T_L	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds	300	$^\circ\text{C}$

*Drain current limited by maximum junction temperature

Thermal Characteristics

Symbol	Parameter	FCA20N60S	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.48	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	41.7	$^\circ\text{C}/\text{W}$

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FCA20N60S	FCA20N60S	TO-3P	-	-	30
FCA20N60S	FCA20N60S_F109	TO-3PN	-	-	30

Electrical Characteristics

$T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
Off Characteristics							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}, T_J = 25^\circ\text{C}$	600	--	--	V	
		$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}, T_J = 150^\circ\text{C}$	--	650	--	V	
ΔBV_{DSS} / ΔT_J	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu\text{A}$, Referenced to 25°C	--	0.6	--	$\text{V}/^\circ\text{C}$	
BV_{DS}	Drain-Source Avalanche Breakdown Voltage	$V_{GS} = 0\text{V}, I_D = 20\text{A}$	--	700	--	V	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 600\text{V}, V_{GS} = 0\text{V}$	--	--	1	μA	
		$V_{DS} = 480\text{V}, T_C = 125^\circ\text{C}$	--	--	10	μA	
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = 30\text{V}, V_{DS} = 0\text{V}$	--	--	100	nA	
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30\text{V}, V_{DS} = 0\text{V}$	--	--	-100	nA	
On Characteristics							
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	3.0	--	5.0	V	
$R_{DS(\text{on})}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{V}, I_D = 10\text{A}$	--	0.22	0.26	Ω	
g_{FS}	Forward Transconductance	$V_{DS} = 40\text{V}, I_D = 10\text{A}$	(Note 4)	--	11.5	--	
				--	--	S	
Dynamic Characteristics							
C_{iss}	Input Capacitance	$V_{DS} = 25\text{V}, V_{GS} = 0\text{V}, f = 1.0\text{MHz}$	--	1730	2250	pF	
C_{oss}	Output Capacitance		--	960	1150	pF	
C_{rss}	Reverse Transfer Capacitance		--	85	--	pF	
C_{oss}	Output Capacitance	$V_{DS} = 480\text{V}, V_{GS} = 0\text{V}, f = 1.0\text{MHz}$	--	45	60	pF	
$C_{oss \text{ eff.}}$	Effective Output Capacitance	$V_{DS} = 0\text{V to } 400\text{V}, V_{GS} = 0\text{V}$	--	110	--	pF	
Switching Characteristics							
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 300\text{V}, I_D = 20\text{A}$ $R_G = 25\Omega$	--	46	90	ns	
t_r	Turn-On Rise Time		--	140	280	ns	
$t_{d(off)}$	Turn-Off Delay Time		--	175	350	ns	
t_f	Turn-Off Fall Time		(Note 4, 5)	--	100	200	ns
Q_g	Total Gate Charge	$V_{DS} = 480\text{V}, I_D = 20\text{A}$ $V_{GS} = 10\text{V}$	--	57	72	nC	
Q_{gs}	Gate-Source Charge		--	11.5	14	nC	
Q_{gd}	Gate-Drain Charge		(Note 4, 5)	--	28	--	nC
Drain-Source Diode Characteristics and Maximum Ratings							
I_S	Maximum Continuous Drain-Source Diode Forward Current	--	--	20	--	A	
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current	--	--	60	--	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{V}, I_S = 20\text{A}$	--	--	1.4	V	
t_{rr}	Reverse Recovery Time	$V_{GS} = 0\text{V}, I_S = 20\text{A}$ $dI_F/dt = 100\text{A}/\mu\text{s}$	--	450	--	ns	
Q_{rr}	Reverse Recovery Charge		(Note 4)	--	8.2	--	μC

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. $I_{AS} = 8\text{A}, V_{DD} = 50\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 20\text{A}, di/dt \leq 200\text{A}/\mu\text{s}, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
5. Essentially Independent of Operating Temperature Typical Characteristics

Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature





Figure 6. Gate Charge Characteristics



Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve




Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms






Unclamped Inductive Switching Test Circuit & Waveforms



$$E_{AS} = \frac{1}{2} L I_{AS}^2 - \frac{BV_{DSS}}{BV_{DSS} - V_{DD}}$$




Peak Diode Recovery dv/dt Test Circuit & Waveforms



Mechanical Dimensions


TO-3P



Dimensions in Millimeters

Mechanical Dimensions (continued)

TO-3PN



Dimensions in Millimeters



TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx®	Green FPS™	Power247®	SuperSOT™-8
Build it Now™	Green FPS™ e-Series™	POWEREDGE®	SyncFET™
CorePLUS™	GTO™	Power-SPM™	The Power Franchise®
CROSSVOLT™	i-Lo™	PowerTrench®	the power franchise
CTL™	IntelliMAX™	Programmable Active Droop™	TinyBoost™
Current Transfer Logic™	ISOPLANAR™	QFET®	TinyBuck™
EcoSPARK®	MegaBuck™	QS™	TinyLogic®
F®	MICROCOUPLER™	QT Optoelectronics™	TINYOPTO™
Fairchild®	MicroFET™	Quiet Series™	TinyPower™
Fairchild Semiconductor®	MicroPak™	RapidConfigure™	TinyPWM™
FACT Quiet Series™	MillerDrive™	SMART START™	TinyWire™
FACT®	Motion-SPM™	SPM®	μSerDes™
FAST®	OPTOLOGIC®	STEALTH™	UHC®
FastvCore™	OPTOPLANAR®	SuperFET™	UniFET™
FPS™	PDP-SPM™	SuperSOT™-3	VCX™
FRFET®	Power220®	SuperSOT™-6	
Global Power Resource™			

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I31