

FDBL0330N80

N-Channel PowerTrench[®] MOSFET 80 V, 220 A, 3.0 m Ω


Features

- Typical $R_{DS(on)}$ = 2.4 m Ω at V_{GS} = 10V, I_D = 80 A
- Typical $Q_{q(tot)}$ = 86 nC at V_{GS} = 10V, I_D = 80 A
- UIS Capability
- RoHS Compliant

Applications

- Industrial Motor Drive
- Industrial Power Supply
- Industrial Automations
- Battery Operated tools
- Battery Protection
- Solar Inverters
- UPS and Energy Inverters
- Energy Storage
- Load Switch





April 2015

For current package drawing, please refer to the Fairchild website at http://www.fairchildsemi.com/dwg/PS/PSOF08A.pdf.

MOSFET Maximum Ratings $T_J = 25^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Ratings	Units		
V_{DSS}	Drain-to-Source Voltage		80	V	
V_{GS}	Gate-to-Source Voltage		±20	V	
	Drain Current - Continuous (V _{GS} =10) (Note 1)	ent - Continuous (V_{GS} =10) (Note 1) T_C = 25°C		А	
ıD	Pulsed Drain Current	T _C = 25°C	See Figure 4	_ ^	
E _{AS}	Single Pulse Avalanche Energy	(Note 2)	205	mJ	
D	Power Dissipation		300	W	
P_{D}	Derate Above 25°C		2.0	W/°C	
T _J , T _{STG}	Operating and Storage Temperature		-55 to + 175	°C	
$R_{\theta JC}$	Thermal Resistance, Junction to Case		0.5	°C/W	
$R_{\theta JA}$	Maximum Thermal Resistance, Junction to Ambient	(Note 3)	43	°C/W	

Notes

- Current is limited by silicon.
- 2: Starting T_J = 25°C, L = 0.1mH, I_{AS} = 64A, V_{DD} = 80V during inductor charging and V_{DD} = 0V during time in avalanche.
- 3: R_{0,JA} is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0,JC} is guaranteed by design, while R_{0,JA} is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2oz copper.

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDBL0330N80	FDBL0330N80	MO-299A	-	-	-

Units

Max.

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted.

Parameter

Off Characteristics							
B _{VDSS}	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		80	-	-	V
1	Drain-to-Source Leakage Current	V _{DS} =80V,	$T_J = 25^{\circ}C$	-	-	1	μΑ
IDSS		$V_{GS} = 0V$	$T_J = 175^{\circ}C \text{ (Note 4)}$	-	-	1	mA
I _{GSS}	Gate-to-Source Leakage Current	$V_{GS} = \pm 20V$		-	-	±100	nA

Test Conditions

Min.

Тур.

On Characteristics

Symbol

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$		2.0	3.0	4.0	V
R _{DS(on)}	II)rain to Source ()n Resistance	I _D = 80A,	$T_{J} = 25^{\circ}C$	-	2.4	3.0	mΩ
		V _{GS} = 10V	$T_J = 175^{\circ}C \text{ (Note 4)}$	-	4.9	6.1	mΩ

Dynamic Characteristics

C _{iss}	Input Capacitance	-V _{DS} = 40V, V _{GS} = 0V, -f = 1MHz		-	6320	-	pF
C _{oss}	Output Capacitance			-	1030	-	pF
C _{rss}	Reverse Transfer Capacitance			-	32	-	pF
R_g	Gate Resistance	f = 1MHz		-	2.1	-	Ω
$Q_{g(ToT)}$	Total Gate Charge at 10V	$V_{GS} = 0$ to 10V	V _{DD} = 64V	-	86	112	nC
Q _{g(th)}	Threshold Gate Charge	$V_{GS} = 0 \text{ to } 2V$ $I_D = 80A$		-	12	18	nC
Q_{gs}	Gate-to-Source Gate Charge		_	-	30	-	nC
Q _{gd}	Gate-to-Drain "Miller" Charge			-	18	-	nC

Switching Characteristics

t _{on}	Turn-On Time	V_{DD} = 40V, I_{D} = 80A, V_{GS} = 10V, R_{GEN} = 6 Ω	-	-	98	ns
t _{d(on)}	Turn-On Delay		-	30	-	ns
t _r	Rise Time		-	34	-	ns
t _{d(off)}	Turn-Off Delay		-	40	-	ns
t _f	Fall Time		-	17	-	ns
t _{off}	Turn-Off Time		-	-	86	ns

Drain-Source Diode Characteristics

V _{SD}	I Source-to-Drain Dioge Voltage	I _{SD} =80A, V _{GS} = 0V	-	-	1.25	V
		$I_{SD} = 40A, V_{GS} = 0V$	-	-	1.2	٧
t _{rr}	Reverse-Recovery Time	$I_F = 80A$, $dI_{SD}/dt = 100A/\mu s$,	-	80	120	ns
Q _{rr}	Reverse-Recovery Charge	V _{DD} =64V	-	95	140	nC

Note:

4: The maximum value is specified by design at T_J = 175°C. Product is not tested to this condition in production.




Figure 1. Normalized Power Dissipation vs. Case Temperature

Figure 2. Maximum Continuous Drain Current vs.
Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

Typical Characteristics





Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching

Capability




Figure 7. Transfer Characteristics




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics




Figure 10. Saturation Characteristics

Typical Characteristics




Figure 11. R_{DSON} vs. Gate Voltage




Figure 12. Normalized R_{DSON} vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain to Source Voltage






Figure 16. Gate Charge vs. Gate to Source Voltage



- A) PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE A, DATED NOVEMBER
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- E) DRAWING FILE NAME: MKT-PSOF08AREV3

- - 1.20 0.65-3.75 7.60 -(8.30) **BOTTOM VIEW**



DETAIL "B"

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see any inability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and ex

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative