


# Floppy Disk Controller/Formatter FDC

## FEATURES

- ☐ 1 MHZ VERSION OF FDC 179X
- ☐ SOFT SECTOR FORMAT COMPATIBILITY
- ☐ AUTOMATIC TRACK SEEK WITH VERIFICATION
- ☐ ACCOMMODATES SINGLE AND DOUBLE DENSITY FORMATS
  - IBM 3740 Single Density (FM)
  - IBM System 34 Double Density (MFM)
- ☐ READ MODE
  - Single/Multiple Sector Read with Automatic Search or Entire Track Read
  - Selectable 128 Byte or Variable Length Record
- ☐ WRITE MODE
  - Single/Multiple Sector Write with Automatic Sector Search
  - Entire Track Write for Diskette Initialization
- ☐ PROGRAMMABLE CONTROLS
  - Selectable Track to Track Stepping Time
  - Side Select Compare
- ☐ SYSTEM COMPATIBILITY
  - Double Buffering of Data 8 Bit Bi-Directional Bus for Data, Control and Status
  - DMA or Programmed Data Transfers
  - All Inputs and Outputs are TTL Compatible
  - On-chip Track and Sector Registers/Comprehensive Status Information
- ☐ WRITE PRECOMPENSATION (MFM AND FM)
- ☐ SIDE SELECT LOGIC (FDC 1765, FDC 1767)
- ☐ WINDOW EXTENSION (IN MFM)

## PIN CONFIGURATION



- ☐ INCORPORATES ENCODING/DECODING AND ADDRESS MARK CIRCUITRY
- ☐ COMPATIBLE WITH FD176X-02
- ☐ COPLAMOS® n-CHANNEL MOS TECHNOLOGY
- ☐ COMPATIBLE WITH THE FDC 9216 FLOPPY DISK DATA SEPARATOR

## GENERAL DESCRIPTION

The FDC 176X is an MOS/LSI device which performs the functions of a Floppy Disk Controller/Formatter in a single chip implementation. The basic FDC 176X chip design has evolved into four specific parts: FDC 1761, FDC 1763, FDC 1765, and the FDC 1767. It is a 1MHz version of the FDC 179X family.

This FDC family performs all the functions necessary to read or write data to a floppy disk drive. 5¼" (mini-floppy) drives with single or double density storage capabilities are supported. These n-channel MOS/LSI devices will replace a large amount of discrete logic required for interfacing a host processor to a floppy disk.



The FDC 176X is IBM 3740 compatible in single density mode (FM) and System 34 compatible in double density

mode (MFM). The FDC 176X contains enhanced features necessary to read/write and format a double density diskette. These include address mark detection, FM and MFM encode and decode logic, window extension, and write precompensation.

The FDC 1763 is identical to the FDC 1761 except the DAL lines are TRUE for systems that utilize true data busses.

The FDC 1765 adds side select logic to the FDC 1761. The FDC 1767 adds the side select logic to the FDC 1763.

The processor interface consists of an 8 bit bidirectional bus for data, status, and control word transfers. This family of controllers is configured to operate on a multiplexed bus with other bus-oriented devices.



## DESCRIPTION OF PIN FUNCTIONS

PIN NO.	NAME	SYMBOL	FUNCTION
1	NO CONNECTION	NC	This pin is internally connected to the substrate bias generator and must be left open.
20	GROUND	V <sub>SS</sub>	Ground
21	POWER SUPPLY	V <sub>CC</sub>	+5V $\pm$ 5%
40	POWER SUPPLY	V <sub>DD</sub>	+12V $\pm$ 5%
19	MASTER RESET	$\overline{MR}$	A logic low (50 microseconds min.) on this input resets the device and loads HEX 03 into the command register. The Not Ready (Status Bit 7) is reset during $\overline{MR}$ ACTIVE. When $\overline{MR}$ is brought to a logic high a Restore Command is executed, regardless of the state of the Ready signal from the drive. Also, HEX 01 is loaded into the sector register.

### COMPUTER INTERFACE:

2	WRITE ENABLE	$\overline{WE}$	A logic low on this input gates data on the DAL into the selected register when $\overline{CS}$ is low.																									
3	$\overline{CHIP\ SELECT}$	$\overline{CS}$	A logic low on this input selects the chip and the parallel data bus (DAL).																									
4	$\overline{READ\ ENABLE}$	$\overline{RE}$	A logic low on this input controls the placement of data from a selected register on DAL0-DAL7 when $\overline{CS}$ is low.																									
5,6	REGISTER SELECT LINES	A0, A1	<div>These inputs select the register to receive/transfer data on the DAL lines under <math>\overline{RE}</math> and <math>\overline{WE}</math> control:<table><tr><th><math>\overline{CS}</math></th><th>A1</th><th>A0</th><th><math>\overline{RE}</math></th><th><math>\overline{WE}</math></th></tr><tr><td>0</td><td>0</td><td>0</td><td>Status Reg</td><td>Command Reg</td></tr><tr><td>0</td><td>0</td><td>1</td><td>Track Reg</td><td>Track Reg</td></tr><tr><td>0</td><td>1</td><td>0</td><td>Sector Reg</td><td>Sector Reg</td></tr><tr><td>0</td><td>1</td><td>1</td><td>Data Reg</td><td>Data Reg</td></tr></table></div>	$\overline{CS}$	A1	A0	$\overline{RE}$	$\overline{WE}$	0	0	0	Status Reg	Command Reg	0	0	1	Track Reg	Track Reg	0	1	0	Sector Reg	Sector Reg	0	1	1	Data Reg	Data Reg
$\overline{CS}$	A1	A0	$\overline{RE}$	$\overline{WE}$																								
0	0	0	Status Reg	Command Reg																								
0	0	1	Track Reg	Track Reg																								
0	1	0	Sector Reg	Sector Reg																								
0	1	1	Data Reg	Data Reg																								
7-14	DATA ACCESS LINES	DAL0-DAL7	Eight bit Bidirectional bus used for transfer of data, control, and status. This bus is a receiver enabled by $\overline{WE}$ or a transmitter enabled by $\overline{RE}$ . The Data Bus is inverted on the FDC 1761, and FDC 1765. Each line will drive 1 standard TTL load.																									
24	CLOCK	CLK	This input requires a free-running square wave clock for internal timing reference of 1 MHz $\pm$ 1% with a 50% duty cycle.																									
38	DATA REQUEST	DRQ	This open drain output indicates that the DR contains assembled data in Read operations, or the DR is empty in Write operations. This signal is reset when serviced by the computer through reading or loading the DR in Read or Write operations, respectively. Use a 10K pull-up resistor to +5V.																									
39	INTERRUPT REQUEST	INTRQ	This open drain output is set at the completion or termination of any operation and is reset when a new command is loaded into the command register or the status register is read. Use a 10K pull-up resistor to +5V.																									

### FLOPPY DISK INTERFACE:

15	STEP	STEP	Step and direction motor control. The step output contains a pulse for each step.
16	DIRECTION	DIRC	Direction Output is active high when stepping in, active low when stepping out.
17	EARLY	EARLY	Indicates that the write data pulse occurring while Early is active (high) should be shifted early for write precompensation.
18	LATE	LATE	Indicates that the write data pulse occurring while Late is active (high) should be shifted late for write precompensation.
22	TEST	TEST	This input is used for testing purposes only and should be tied to +5V or left open by the user unless interfacing to voice coil actuated motors.
23	HEAD LOAD TIMING	HLT	When a logic high is found on the HLT input the head is assumed to be engaged.

PIN NO.	NAME	SYMBOL	FUNCTION
25	READ GATE (1761/3)	RG	This output is used for synchronization of external data separators. The output goes high after two bytes of zeroes in single density, or four bytes of either zeroes or ones in double density operation.
25	SIDE SELECT OUTPUT (1765, 1767)	SSO	The logic level of the Side Select Output is directly controlled by the 'S' flag in Type II or III commands. When S = 1, SSO is set to a logic 1. When S = 0, SSO is set to a logic 0. The SSO is compared with the side information in the sector I.D. field. If they do not compare, status bit 4 (RNF) is set. The side select output is only updated at the beginning of a type II or III command. It is forced to a logic 0 upon a MASTER RESET condition.
26	READ CLOCK	RCLK	A nominal square-wave clock signal derived from the data stream must be provided to this input. Phasing (i.e. RCLK transitions) relative to RAW READ is important but polarity (RCLK high or low) is not.
27	RAW READ	RAW READ	The data input signals directly from the drive. This input shall be a negative pulse for each recorded flux transition.
28	HEAD LOAD	HLD	The HLD output controls the loading of the Read-Write head against the media.
29	TRACK GREATER THAN 43	TG43	This output informs the drive that the Read/Write head is positioned between tracks 44-76. This output is valid only during Read and Write Commands.
30	WRITE GATE	WG	This output is made valid before writing is to be performed on the diskette.
31	WRITE DATA	WD	A 400 ns (MFM) or 1000 ns (FM) pulse per flux transition. WD contains the unique Address marks as well as data and clock in both FM and MFM formats.
32	READY	READY	This input indicates disk readiness and is sampled for a logic high before Read or Write commands are performed. If Ready is low the Read or Write operation is not performed and an interrupt is generated. Type I operations are performed regardless of the state of Ready. The Ready input appears in inverted format as Status Register bit 7.
33	WRITE FAULT/ VFO ENABLE	WF/VFOE	This is a bi-directional signal used to signify writing faults at the drive, and to enable the external PLO data separator. When WG = 1, Pin 33 functions as a WF input. If WF = 0, any write command will immediately be terminated. When WG = 0, Pin 33 functions as a VFOE output. VFOE will go low during a read operation after the head has loaded and settled (HLT = 1). On the 1765/7, it will remain low until the last bit of the second CRC byte in the ID field. VFOE will then go high until 8 bytes (MFM) or 4 bytes (FM) before the Address Mark. It will then go active until the last bit of the second CRC byte of the Data Field. On the 1761/3, VFOE will remain low until the end of the Data Field.
34	TRACK 00	TR00	This input informs the FDC176X that the Read/Write head is positioned over Track 00.
35	INDEX PULSE	IP	This input informs the FDC176X when the index hole is encountered on the diskette.
36	WRITE PROTECT	WPRT	This input is sampled whenever a Write Command is received. A logic low terminates the command and sets the Write Protect Status bit.
37	DOUBLE DENSITY	DDEN	This pin selects either single or double density operation. When DDEN = 0, double density is selected. When DDEN = 1, single density is selected.

## FUNCTIONAL DESCRIPTION

The FDC 176X-02 major functional blocks are as follows:

**Data Shift Register**— This 8-bit register assembles serial data from the Read Data input (RAW READ) during Read operations and transfers serial data to the Write Data output during Write operations.

**Data Register**— This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command the Data Register holds the address of the desired Track position. This register is loaded from the DAL and gated onto the DAL under processor control.

**Sector Register (SR)**— This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

**Command Register (CR)**— This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a Force Interrupt. The command register can be loaded from the DAL, but not read onto the DAL.

**Status Register (STR)**— This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed.

This register can be read onto the DAL, but not loaded from the DAL.

**CRC Logic**— This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is:  $G(x) = x^{16} + x^{12} + x^5 + 1$ .

**Track Register**— This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write, and Verify operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be loaded when the device is busy.

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.

**Arithmetic/Logic Unit (ALU)**— The ALU is a serial comparator, incrementer, and decrements and is used for register modification and comparisons with the disk recorded ID field.

**Timing and Control**— All computer and Floppy Disk Interface controls are generated through this logic. The internal device timing is generated from an external crystal clock.

**AM Detector**— The address mark detector detects ID, data and index address marks during ready and write operations.

## OPERATION

The FDC 176X has two modes of operation, according to the state of  $\overline{DDEN}$ . When  $\overline{DDEN} = 0$ , double density (MF) is assumed. When  $\overline{DDEN} = 1$ , single density (FM) is assumed. In either case the CLK input (Pin 24) is at 1MHz and stepping rates of 6, 12, 20 and 30ms can be obtained.

### Disk Read Operation

Sector lengths of 128, 256, 512 or 1024 are obtainable in either FM or MF formats. For FM,  $\overline{DDEN}$  should be placed to logical "1." For MF formats,  $\overline{DDEN}$  should be placed to a logical "0." Sector lengths are determined at format time by a special byte in the "ID" field. If this Sector length byte in the ID field is zero, then the sector length is 128 bytes. If 01, then 256 bytes. If 02, then 512 bytes. If 03, then the sector length is 1024 bytes. For the FDC 1765/67 the sector length may be different according to the state of the b flag in the command word. Refer to Table 1; command summary. The number of sectors per track can be from 1 to 255 sectors. The number of tracks is from 0 to 255 tracks.

For read operations, the FDC 176X requires RAW READ Data (Pin 27) signal which is a 400 ns pulse per flux transition and a Read clock (RCLK) signal to indicate flux transition spacings. The RCLK (Pin 26) signal is provided by some drives but if not, it may be derived

externally by Phase lock loops, one shots, or counter techniques. In addition, a Read Gate Signal is provided as an output (Pin 25) on 1761/63 which can be used to inform phase lock loops when to acquire synchronization. When reading from the media in FM, RG is made true when 2 bytes of zeroes are detected. The FDC 176X must find an address mark within the next 10 bytes; otherwise RG is reset and the search for 2 bytes of zeroes begins all over again. If an address mark is found within 10 bytes, RG remains true as long as the FDC 176X is deriving any useful information from the data stream. Similarly for MF, RG is made active when 4 bytes of "00" or "FF" are detected. The FDC 176X must find an address mark within the next 16 bytes, otherwise RG is reset and search resumes.

During read operations ( $WG=0$ ), the  $\overline{VFOE}$  (Pin 33) is provided for phase lock loop synchronization.  $\overline{VFOE}$  will go active when:

- Both HLT and HLD are True
- Settling Time, if programmed, has expired
- The 176X is inspecting data off the disk

If  $WF/\overline{VFOE}$  is not used, this pin may be left open, as it has an internal pull up resistor.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit

is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

### Disk Write Operation

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution against erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the FDC 176X before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set. The Write Fault input, when activated, signifies a writing fault condition detected in disk drive electronics such as failure to detect write current flow when the Write Gate is activated. On detection of this fault the FDC 176X terminates the current command, and sets the Write Fault bit (bit 5) in the Status Word. The Write Fault input should be made inactive when the Write Gate output becomes inactive.

For write operations, the FDC 176X provides Write Gate (Pin 30) and Write Data (Pin 31) outputs. Write data consists of a series of 1000 ns pulses in FM ( $\overline{\text{DDEN}}=1$ )

and 400 ns pulses in MFM ( $\overline{\text{DDEN}}=0$ ). Write Data provides the unique address marks in both formats.

Also during write, two additional signals are provided for write precompensation. These are EARLY (Pin 17) and LATE (Pin 18). EARLY is active true when the WD pulse appearing on (Pin 30) is to be written early. LATE is active true when the WD pulse is to be written LATE. If both EARLY and LATE are low when the WD pulse is present, the WD pulse is to be written at nominal. Since write precompensation values vary from disk manufacturer to disk manufacturer, the actual value is determined by several one shots or delay lines which are located external to the FDC 176X. The write precompensation signals EARLY and LATE are valid for the duration of WD in both FM and MFM formats.

On Disk Write operations the Data Request is activated when the Data Register transfers its contents to the Data Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next serial byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force Interrupt command condition is met.

## COMMAND WORDS

The FDC 176X will accept eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 1.

Table 1. Command Summary

COMMAND	TYPE	BITS							
		7	6	5	4	3	2	1	0
Restore	I	0	0	0	0	h	V	r <sub>1</sub>	r <sub>0</sub>
Seek	I	0	0	0	1	h	V	r <sub>1</sub>	r <sub>0</sub>
Step	I	0	0	1	u	h	V	r <sub>1</sub>	r <sub>0</sub>
Step In	I	0	1	0	u	h	V	r <sub>1</sub>	r <sub>0</sub>
Step Out	I	0	1	1	u	h	V	r <sub>1</sub>	r <sub>0</sub>
Read Sector	II	1	0	0	m	F <sub>2</sub>	E	F <sub>1</sub>	0
Write Sector	II	1	0	1	m	F <sub>2</sub>	E	F <sub>1</sub>	a <sub>0</sub>
Read Address	III	1	1	0	0	0	E	F <sub>1</sub>	0
Read Track	III	1	1	1	0	0	E	F <sub>1</sub>	0
Write Track	III	1	1	1	1	0	E	F <sub>1</sub>	0
Force Interrupt	IV	1	1	0	1	l <sub>3</sub>	l <sub>2</sub>	l <sub>1</sub>	l <sub>0</sub>

### Type I Commands

The Type I Commands are Restore, Seek, Step, Step-In, and Step-Out. Each of the Type I Commands contains a rate field (r<sub>0</sub>r<sub>1</sub>), which determines the stepping motor rate as defined in Table 2.

The Type I Commands contain a head load flag (h) which determines if the head is to be loaded at the beginning of the command. If h=1, the head is loaded at the beginning of the command (HLD output is made active). If h=0, HLD is deactivated. Once the head is loaded, the head will remain engaged until the FDC 176X receives a command that specifically disengages the head. If the FDC 176X is idle (busy=0) for 15 revolutions of the disk, the head will be automatically disengaged (HLD made inactive).

The Type I Commands also contain a verification (V) flag which determines if a verification operation is to take place on the destination track. If V=1, a verification is performed, if V=0, no verification is performed.

During verification, the head is loaded and after an internal 30 ms delay, the HLT input is sampled. When HLT is active (logic true), the first encountered ID field is read off the disk. The track address of the ID field is then compared to the Track Register; if there is a match and a valid ID CRC, the verification is complete, an interrupt is generated and the Busy status bit is reset. If there is not a match but there is valid ID CRC, an interrupt

is generated, and Seek Error Status bit (Status bit 4) is set and the Busy status bit is reset. If there is a match but not a valid CRC, the CRC error status bit is set (Status bit 3), and the next encountered ID field is read from the disk for the verification operation. If an ID field with a valid CRC cannot be found after five revolutions of the disk, the FDC 176X terminates the operation and sends an interrupt (INTRQ).

The Step, Step-In, and Step-Out commands contain an Update flag (u). When u=1, the track register is updated by one for each step. When u=0, the track register is not updated.

On the FDC 1765/7 devices, the SSO output is not affected during Type 1 commands, and an internal side compare does not take place when the (V) Verify Flag is on.

### Restore (Seek Track 0)

Upon receipt of this command the Track 00 ( $\overline{\text{TR00}}$ ) input is sampled. If  $\overline{\text{TR00}}$  is active low indicating the Read-Write head is positioned over track 0, the Track Register is loaded with zeroes and an interrupt is generated. If  $\overline{\text{TR00}}$  is not active low, stepping pulses (pins 15 to 16) at a rate specified by the  $r_{1r0}$  field are issued until the  $\overline{\text{TR00}}$  input is activated. At this time the Track Register is loaded with zeroes and an interrupt is generated. If the  $\overline{\text{TR00}}$  input does not go active low after 255 stepping pulses, the FDC 176X terminates operation, interrupts, and sets the Seek error status bit. A verification operation takes place if the V flag is set. The h bit allows the head to be loaded at the start of command. Note that the Restore command is executed when MR goes from an active to an inactive state.

### Seek

This command assumes that the Track Register contains the track number of the current position of the Read-Write head and the Data Register contains the desired track number. The FDC 176X will update the Track register and issue stepping pulses in the appropriate direction until the contents of the Track register are equal to the contents of the Data Register (the desired track location). A verification operation takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command. Note: When using multiple drives, the track register must be updated for the drive selected before seeks are issued.

### Step

Upon receipt of this command, the FDC 176X issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the  $r_{1r0}$  field, a verification takes place if the V flag is on. If the u flag is on, the Track Register is updated. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

### Step-In

Upon receipt of this command, the FDC 176X issues one stepping pulse in the direction towards track 76. If the u flag is on, the Track Register is incremented by one. After a delay determined by the  $r_{1r0}$  field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

### Step-Out

Upon receipt of this command, the FDC 176X issues one stepping pulse in the direction towards track 0. If the u flag is on, the Track Register is decremented by one. After a delay determined by the  $r_{1r0}$  field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of command. An interrupt is generated at the completion of the command.

### Head Positioning

The period of each positioning step is specified by the r field in bits 1 and 0 of the command word. After the last directional step an additional 30 milliseconds of head settling time takes place if the Verify flag is set in Type I commands. If TEST=0, there is zero settling time. There is also a 30 ms head settling time if the E flag is set in any Type II or III command.

The rates (shown in Table 2) can be applied to a Step-Direction Motor through the device interface.

**Step**—A 4  $\mu\text{s}$  (MFM) or 8  $\mu\text{s}$  (FM) pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output.

**Direction (DIRC)**—The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid 24  $\mu\text{s}$  before the first stepping pulse is generated.

When a Seek, Step or Restore command is executed an optional verification of Read-Write head position can be performed by setting bit 2 (V=1) in the command word to a logic 1. The verification operation begins at the end of the 30 millisecond settling time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete and an INTRQ is generated with no errors. The FDC 176X must find an ID field with correct track number and correct CRC within 5 revolutions of the media; otherwise the seek error is set and an INTRQ is generated.


Table 2. Stepping Rates

DDEN:		0 TEST=1	1 TEST=1	X TEST=0
$r_1$	$r_0$			
0	0	6 ms	6 ms	368 $\mu\text{s}$
0	1	12 ms	12 ms	380 $\mu\text{s}$
1	0	20 ms	20 ms	396 $\mu\text{s}$
1	1	30 ms	30 ms	416 $\mu\text{s}$

The Head Load (HLD) output controls the movement of the read/write head against the media. HLD is activated at the beginning of a Type I command if the h flag is set (h=1), at the end of the Type I command if the verify flag (V=1), or upon receipt of any Type II or III command. Once HLD is active it remains active until either a Type I command is received with (h=0 and V=0); or if the FDC 176X is in an idle state (non-busy) and 15 index pulses have occurred.

Head Load Timing (HLT) is an input to the FDC 176X which is used for the head engage time. When HLT=1, the FDC 176X assumes the head is completely engaged.

The head engage time is typically 30 to 100 ms depending on drive. The low to high transition on HLD is typically used to fire a one shot. The output of the one shot is then used for HLT and supplied as an input to the FDC 176X.



### Head Load Timing

When both HLD and HLT are true, the FDC 176X will then read from or write to the media. The "and" of HLD and HLT appears as a status bit in Type I status.

TYPE I COMMANDS FLAG SUMMARY
<u>h=Head Load Flag (Bit 3)</u>
h=1, Load head at beginning
h=0, Unload head at beginning
<u>V=Verify flag (Bit 2)</u>
V=1, Verify on destination track
V=0, No verify
<u>r<sub>1</sub>r<sub>0</sub>=Stepping motor rate (Bits 1-0)</u>
Refer to Table 2 for rate summary
<u>u=Update flag (Bit 4)</u>
u=1, Update Track register
u=0, No update

### EXCEPTIONS

On the FDC 1765/7 devices, the SSO output is not affected during Type 1 commands, and an internal side compare does not take place when the (V) Verify Flag is on.

### Type II Commands

The Type II Commands are the Read Sector and Write Sector commands. Prior to loading the Type II Command into the Command Register, the system must load the Sector Register with the desired sector number. Upon receipt of the Type II command, the busy status Bit is set. If the E flag=1 (this is the normal case) HLD is made active and HLT is sampled until true after a 30 msec delay. If the E flag is 0, HLD is made active and HLT is sampled with no delay until true. The ID field and Data Field format are shown below.

When an ID field is located on the disk, the FDC 176X compares the Track Number on the ID field with the Track Register. If there is not a match, the next encountered ID field is read and a comparison is again made. If there is a match, the Sector Number of the ID field is compared with the Sector Register. If there is not a Sector match, the next encountered ID field is read off the disk and

comparisons again made. If the ID field CRC is correct, the data field is then located and will be either written into, or read from depending upon the command. The FDC 176X must find an ID field with a Track number, Sector number, side number, and CRC within four revolutions of the disk; otherwise, the Record not found status bit is set (Status bit 3) and the command is terminated with an interrupt.

Each of the Type II Commands contains an (m) flag which determines if multiple records (sectors) are to be read or written, depending upon the command. If m=0, a single sector is read or written and an interrupt is generated at the completion of the command. If m=1, multiple records are read or written with the sector register internally updated so that an address verification can occur on the next record. The FDC 176X will read or write multiple records starting with the sector presently in the sector register. The FDC 176X will continue to read or write multiple records and update the sector register in numerical ascending sequence until the sector register exceeds the number of sectors on the track or until the Force Interrupt command is loaded into the Command Register, which terminates the command and generates an interrupt.

If the Sector Register exceeds the number of sectors on the track, the Record-Not-Found status bit will be set.

The Type II commands also contain side select compare flags. When C=0, no side comparison is made. When C=1, the LSB of the side number is read off the ID Field of the disk and compared with the contents of the (S) flag. If the S flag compares with the side number recorded in the ID field, the 176X continues with the ID search. If a comparison is not made within 5 index pulses, the interrupt line is made active and the Record-Not-Found status bit is set.

The Type II and III commands for the FDC 1765/67 contain a side select flag (bit 1). When U = 0, SSO is updated to 0. Similarly, U = 1 updates SSO to 1. The chip compares the SSO to the ID field. If they do not compare within 5 revolutions, the interrupt line is made active and the RNF status bit is set.

The FDC 1765/7 READ SECTOR and WRITE SECTOR commands include a 'b' flag. The 'b' flag, in conjunction with the sector length byte of the ID Field, allows different byte lengths to be implemented in each sector. For IBM compatibility, the 'b' flag should be set to a one. The 's' flag allows direct control over the SSO Line (Pin 25) and is set or reset at the beginning of the command, dependent upon the value of this flag.

Sector Length Table (1761/3 only)	
Sector Length Field (hex)	Number of Bytes in Sector (decimal)
00	128
01	256
02	512
03	1024

### Field Format

GAP III	ID AM	TRACK NUMBER	SIDE NUMBER	SECTOR NUMBER	SECTOR LENGTH	CRC 1	CRC 2	GAP II	DATA AM	DATA FIELD	CRC 1	CRC 2
ID FIELD										DATA FIELD		

In MFM only, IDAM and DATA AM are preceded by three bytes of A1 with clock transition between bits 4 and 5 missing.



## Read Sector

Upon receipt of the Read Sector command, the head is loaded, the Busy status bit set, and when an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, the data field is presented to the computer. The Data Address Mark of the data field must be found within 30 bytes in single density and 43 bytes in double density of the last ID field CRC byte; if not, the Record-Not-Found status bit is set and the operation is terminated.

When the first character or byte of the data field has been shifted through the DSR, it is transferred to the DR, and DRQ is generated. When the next byte is accumulated in the DSR, it is transferred to the DR and another DRQ is generated. If the Computer has not read the previous contents of the DR before a new character is transferred that character is lost and the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a multiple record command).

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bit 5) as shown below:

STATUS BIT 5	
1	Deleted Data Mark
0	Data Mark

## Write Sector

Upon receipt of the Write Sector command, the head is loaded (HLD active) and the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, a DRQ is generated. The FDC 176X counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, the WG is made active and six bytes of zeros in single density and 12 bytes in double density are then written on the disk. At this time the Data Address Mark is then written on the disk as determined by the  $a_0$  field of the command as shown below:

$a_0$	Data Address Mark (Bit 0)
1	Deleted Data Mark
0	Data Mark

The FDC 176X then writes the data field and generates DRQ's to the computer. If the DRQ is not serviced in time for continuous writing, the Lost Data Status Bit is set and a byte of zeros is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte of logic ones in FM or in MFM. The WG output is then deactivated. For a 1 MHz clock, the INTRQ will set 16 or 24  $\mu$ sec after the last CRC byte is written.

BIT								COMMAND
7	6	5	4	3	2	1	0	
1	0	0	m	F <sub>2</sub>	E	F <sub>1</sub>	0	READ SECTOR
1	0	1	m	F <sub>2</sub>	E	F <sub>1</sub>	$a_0$	WRITE SECTOR

DATA ADDRESS MARK ( $a_0$ ) —  $\begin{cases} 0 = \text{Write hex FB (data) into Data Address Mark field} \\ 1 = \text{Write hex F8 (deleted data) into Data AM field} \end{cases}$

F<sub>1</sub> (1761/3) SIDE COMPARE FLAG (C) —  $\begin{cases} 0 = \text{Side number not tested} \\ 1 = \text{Side number tested} \end{cases}$

F<sub>1</sub> (1765/7) SIDE SELECT FLAG (S) —  $\begin{cases} 0 = \text{Update SSO to 0} \\ 1 = \text{Update SSO to 1} \end{cases}$

DELAY (E) —  $\begin{cases} 0 = \text{No delay between HLD activation and HLT Sampling} \\ 1 = 15 \text{ ms delay between HLD activating and HLT Sampling} \end{cases}$

F<sub>2</sub> (1761/3) SIDE SELECT FLAG (S) —  $\begin{cases} 0 = \text{Compare for side 0} \\ 1 = \text{Compare for side 1} \end{cases}$

F<sub>2</sub> (1765/7) SECTOR LENGTH FLAG (b) —  $\begin{cases} 0 = \\ 1 = \end{cases}$

Sector Length Field			
00	01	10	11
256	512	1024	128
128	256	512	1024

MULTIPLE SECTORS (m) —  $\begin{cases} 0 = \text{Read (or Write) Single Sectors} \\ 1 = \text{Read (or Write) Multiple Sectors} \end{cases}$

Figure 1. Type II and III Flag Summary

## Type III Commands

There are three Type III Commands:

- **READ ADDRESS**—Read the next ID field (6 bytes) into the FDC.
- **READ TRACK**—Read all bytes of the entire track, including gaps.
- **WRITE TRACK**—Write all bytes to the entire track, including gaps.

### Read Address

Upon receipt of the Read Address command, the head is loaded and the Busy Status Bit is set. The next encountered ID field is then read in from the disk, and the six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below:

TRACK ADDR	SIDE NUMBER	SECTOR ADDRESS	SECTOR LENGTH	CRC 1	CRC 2
1	2	3	4	5	6


Although the CRC characters are transferred to the computer, the FDC176X checks for validity and the CRC

error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register. At the end of the operation an interrupt is generated and the Busy Status is reset.

### Read Track

Upon receipt of the Read Track command, the head is loaded and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index pulse and continues until the next index pulse. As each byte is assembled it is transferred to the Data Register and the Data Request is generated for each byte. No CRC checking is performed. Gaps are included in the input data stream. The accumulation of bytes is synchronized to each Address Mark encountered. Upon completion of the command, the interrupt is activated. RG is not activated during the Read Track Command. An internal side compare is not performed during a Read Track.

This command has several characteristics which make it suitable for diagnostic purposes. They are: the Read Gate is not activated during the command; no CRC checking is performed; gap information is included in the data stream; the internal side compare is not per-



**Figure 2. IBM  
Compatible Sector/Track Format**

**Table 3. Control Bytes For Initialization**

DATA PATTERN IN DR (HEX)	FDC 176X INTERPRETATION IN FM (DDEN = 1)	FDC 176X INTERPRETATION IN MFM (DDEN = 0)
00 thru F4	Write 00 thru F4 with CLK = FF	Write 00 thru F4, in MFM
F5	Now Allowed	Write A1* in MFM, Preset CRC
F6	Not Allowed	Write C2** in MFM
F7	Generate 2 CRC bytes	Generate 2 CRC bytes
F8 thru FB	Write F8 thru FB, Clk = C7, Preset CRC	Write F8 thru FB, in MFM
FC	Write FC with Clk = D7	Write FC in MFM
FD	Write FD with Clk = FF	Write FD in MFM
FE	Write FE, Clk = C7, Preset CRC	Write FE in MFM
FF	Write FF with Clk = FF	Write FF in MFM

\*Missing clock transition between bits 4 and 5

\*\*Missing clock transition between bits 3 and 4.

formed; and the address mark detector is on for the duration of the command. Because the A.M. detector is always on, write splices or noise may cause the chip to look for an A.M. If an address mark does not appear on schedule the Lost Data status flag is set. The ID A.M., ID field, ID CRC bytes, DAM, Data, and Data CRC Bytes for each sector will be correct. The Gap Bytes may be read incorrectly during write-splice time because of synchronization.

Write Track

Upon receipt of the Write Track command, the head is loaded and the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded by the time the index pulse is encountered the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the Interrupt is activated. If a byte is not present in the DR when needed, a byte of zeros is substituted. Address Marks and CRC characters are written on the disk by detecting certain data byte patterns in the outgoing data stream as shown in the table below. The CRC generator is initialized when any data byte from F8 to FE is about to be transferred from the DR to the DSR in FM or by receipt of F5 in MFM.

Disk formatting (initialization) is accomplished by the Write Track command. Each byte for the entire track must be provided for proper formatting. This includes gap as well as data bytes.

The sequence required to format a diskette begins with positioning the Read/Write head at the desired track. Once this has been done, it is necessary to perform a Write Track command to store all the information on a track. The Write Track command uses DRQ to request each byte from the system MPU, starting with the byte at the beginning of the physical Index Pulse and ending with the last gap bytes at the end of the track. Figure 2 illustrates the IBM standard for track formatting.

Normally, each data byte stored on the diskette must be generated by the system MPU and passed into the FDC Data Register. However, there are exceptions to this rule. If a data byte of hex F5 through FE is entered into the Data Register, then the FDC recognizes this as an AM with missing clocks or CRC generation code. Consequently, F5 through FE must not be used in gaps, data fields, or ID fields, as this will disrupt normal operation of the FDC during formatting. Table 3 shows the definition of F5 through FE for disk initialization.

Type IV Commands

Force Interrupt is the only Type IV command. This command permits the MPU to terminate (abort) any command in progress. Figure 3 tabulates the Type IV command option bits.

The four bits, I<sub>0</sub>-I<sub>3</sub>, are used to select the condition of the interrupt occurrence. Regardless of which bit is set, any command currently being executed is immediately terminated and the Busy status bit is cleared, indicating "Not Busy". Then, when the condition is met, INTRQ goes high, causing the required interrupt.

If I<sub>0</sub>-I<sub>3</sub> are all "0", no interrupt occurs, but any currently executing command is immediately terminated. If more than one condition is selected, then the interrupt occurs when any of the conditions is met.

To clear the interrupt, it is necessary to read the Status Register or to write the Command Register. An exception, however, is for I<sub>3</sub>=1 (Immediate Interrupt). For this case, the interrupt is cleared with another Force Interrupt command with I<sub>0</sub>-I<sub>3</sub> all low.

It is necessary to wait 16 microseconds (double density) or 32 microseconds (single density) before issuing a new command after issuing a force interrupt. Loading a new command sooner than this will nullify the forced interrupt.


Status Register

The Status Register permits the MPU to monitor a variety of conditions in the FDC. For each command, the individual status bits have their own meaning. When a command is initiated (except for the Force Interrupt command), the Busy status bit is set and the others are cleared or updated. If the Force Interrupt command is entered when another command is in progress, the Busy status bit is cleared, but the others remain unaffected. However, if the Force Interrupt command is initiated when there is *not* another command in progress, the other status bits are cleared or updated and represent the Type I Command status. Figure 4 illustrates the meaning of the status bits for each command.

The user has the option of reading the status register through program control or using the DRQ line with DMA or interrupt methods. When the Data register is read the DRQ bit in the status register and the DRQ line are automatically reset. A write to the Data register also causes both DRQ's to reset.

The busy bit in the status may be monitored with a user program to determine when a command is complete, in lieu of using the INTRQ line. When using the INTRQ, a busy status check is not recommended because a read of the status register to determine the condition of busy will reset the INTRQ line.

Because of internal sync cycles, certain time delays must be observed when operating under programmed I/O. They are shown in Figure 3A.



Operation	Next Operation	Delay Req'd.	
		FM	MFM
Write to Command Reg.	Read Busy Bit (Status Bit 0)	24 $\mu$ s	12 $\mu$ s
Write to Command Reg.	Read Status Bits 1-7	56 $\mu$ s	28 $\mu$ s
Write Any Register	Read From Diff. Register	0	0

Figure 3A. Observed delay during programmed I/O

**Figure 4A. Status Register Summary**

COMMAND	STATUS BIT							
	7	6	5	4	3	2	1	0
ALL TYPE I	Not Ready	Write Protect	Head Loaded	Seek Error	CRC Error	Track 0	Index	Busy
READ SECTOR	Not Ready	0	Record Type	Rec not Found	CRC Error	Lost Data	DRQ	Busy
WRITE SECTOR	Not Ready	Write Protect	Write Fault	Rec not Found	CRC Error	Lost Data	DRQ	Busy
READ ADDRESS	Not Ready	0	0	Rec not Found	CRC Error	Lost Data	DRQ	Busy
READ TRACK	Not Ready	0	0	0	0	Lost Data	DRQ	Busy
WRITE TRACK	Not Ready	Write Protect	Write Fault	0	0	Lost Data	DRQ	Busy

**Figure 4B. Status Description for Type I Commands**


BIT	NAME	MEANING
S7	NOT READY	This bit when set indicates the drive is not ready. When reset it indicates that the drive is ready. This bit is an inverted copy of the Ready input and logically 'ored' with MR.
S6	PROTECTED	When set, indicates Write Protect is activated. This bit is an inverted copy of WRPT input.
S5	HEAD LOADED	When set, it indicates the head is loaded and engaged. This bit is a logical "and" of HLD and HLT signals.
S4	SEEK ERROR	When set, the desired track was not verified. This bit is reset to 0 when updated.
S3	CRC ERROR	CRC encountered in ID field.
S2	TRACK 00	When set, indicates Read/Write head is positioned to Track 0. This bit is an inverted copy of the TR00 input.
S1	INDEX	When set, indicates index mark detected from drive. This bit is an inverted copy of the IP input.
S0	BUSY	When set command is in progress. When reset no command is in progress.

**Figure 4C. Status Description for Type II and III Commands**

BIT	NAME	MEANING
S7	NOT READY	This bit when set indicates the drive is not ready. When reset, it indicates that the drive is ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type II and III Commands will not execute unless the drive is ready.
S6	WRITE PROTECT	On Read Record: Not Used. On Read Track: Not Used. On any Write: It indicates a Write Protect. This bit is reset when updated.
S5	RECORD TYPE/ WRITE FAULT	On Read Record: It indicates the record-type code from data field address mark. 1=Deleted Data Mark. 0=Data Mark. On any Write: It indicates a Write Fault. This bit is reset when updated.
S4	RECORD NOT FOUND (RNF)	When set, it indicates that the desired track, sector, or side were not found. This bit is reset when updated.
S3	CRC ERROR	If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2	LOST DATA	When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when updated.
S1	DATA REQUEST	This bit is a copy of the DRQ output. When set, it indicates the DR is full on a Read Operation or the DR is empty on a Write operation. This bit is reset to zero when updated.
S0	BUSY	When set, command is under execution. When reset, no command is under execution.

# Write Data Timing:

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Write Data Pulse Width	$T_{wp}$	900 300	1000 500	550 250	nsec nsec	FM MFM
Write Gate to Write Data	$T_{wg}$		4 2		$\mu$ sec $\mu$ sec	FM MFM
Write data cycle Time	$T_{bc}$		4, 6, or 8		$\mu$ sec	$\pm$ CLK Error
Early (Late) to Write Data	$T_s$	250			nsec	MFM
Early (Late) From Write Data	$T_h$	250			nsec	MFM
Write Gate off from WD	$T_{wf}$		4 2		$\mu$ sec $\mu$ sec	FM MFM
WD Valid to Clk	$T_{wd1}$	100			nsec	
WD Valid after Clk	$T_{wd2}$	100			nsec	



**MAXIMUM GUARANTEED RATINGS\***

Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-55°C to +150°C
Lead Temperature (soldering, 10 sec.)	+325°C
Positive Voltage on any Pin, with respect to ground	+15V
Negative Voltage on any Pin, with respect to ground	-0.3V


\*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists it is suggested that a clamp circuit be used.


**ELECTRICAL CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = +12V \pm 5\%$  unless otherwise noted)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	COMMENTS
<b>DC CHARACTERISTICS</b>						
Input Voltage Levels						
Low Level, $V_{IL}$				0.8	V	
High Level, $V_{IH}$		2.6			V	
Output Voltage Levels						
Low Level $V_{OL}$				0.45	V	$I_{OL} = 1.0 \text{ mA}$
High Level $V_{OH}$		2.8			V	$I_{OH} = 100 \text{ }\mu\text{A}$
Output Leakage, $I_{LO}$				10	$\mu\text{A}$	$V_{OUT} = V_{DD}$
Input Leakage, $I_{IL}$				10	$\mu\text{A}$	$V_{IN} = V_{DD}$
Output Capacitance			5		pf	
Input Capacitance			10		pf	
Power Dissipation				600	mW	
<b>AC CHARACTERISTICS</b>						
Processor Read Timing						
Address Setup Time	$t_{SETR}$	50			ns	Figure 5
Address Hold Time	$t_{HLD R}$	10			ns	Figure 5
RE Pulse Width ( $C_L = 50\text{pF}$ )	$t_{RE}$	400			ns	Figure 5
DRQ Reset Time	$t_{DRR}$			500	ns	Figure 5
INTRQ Reset Time	$t_{IRR}$		1000	6000	ns	Figure 5
Data Delay Time ( $C_L = 50\text{pF}$ )	$t_{DACC}$			350	ns	Figure 5
Data Hold Time ( $C_L = 50\text{pF}$ )	$t_{DOH}$	50		150	ns	Figure 5
Microprocessor Write Timing						
Address Setup Time	$t_{SETW}$	50			ns	Figure 6
Address Hold Time	$t_{HLDW}$	10			ns	Figure 6
WE Pulse Width	$t_{WE}$	350			ns	Figure 6
DRQ Reset Time	$t_{DRR}$			500	ns	Figure 6
INTRQ Reset Time	$t_{IRR}$		1000	6000	ns	Figure 6
Data Setup Time	$t_{DS}$	250			ns	Figure 6
Data Hold Time	$t_{DH}$	70			ns	Figure 6
Disk Input Data Timing						
RAWREAD Pulse Width	$t_{pw}$	100	200		ns	Figure 7, See Note
Clock Setup Time	$t_d$	40			ns	Figure 7 See Note
Clock Hold Time for MFM	$t_{cd}$	40			ns	Figure 7
Clock Hold Time for FM	$t_{cs}$	40			ns	Figure 7
RAWREAD Cycle Time	$t_{bc}$	3000			ns	3600 at $70^\circ\text{C}$ , Figure 7
RCLK High Pulse Width	MFM $t_a$	1.6	2		$\mu\text{s}$	Figure 7
	FM $t_a$	1.6	4		$\mu\text{s}$	Figure 7
RCLK Low Pulse Width	MFM $t_b$	1.6	2		$\mu\text{s}$	Figure 7
	FM $t_b$	1.6	4		$\mu\text{s}$	Figure 7
RCLK Cycle Time	MFM $t_c$		4		$\mu\text{s}$	Figure 7
	FM $t_c$		8		$\mu\text{s}$	Figure 7
Miscellaneous Timing						
CLK Low Pulse Width	$t_{CD1}$	460	500	20000	ns	Figure 8
CLK High Pulse Width	$t_{CD2}$	460	500	20000	ns	Figure 8
STEP Pulse Width	MFM $t_{STP}$	4			$\mu\text{s}$	Figure 8
	FM $t_{STP}$	8			$\mu\text{s}$	Figure 8
DIRC Setup Time	$t_{DIR}$		24		$\mu\text{s}$	Figure 8
MR Pulse Width	$t_{MR}$	50			$\mu\text{s}$	Figure 8
IP Pulse Width	$t_{IP}$	10			$\mu\text{s}$	Figure 8
WF Pulse Width	$t_{WF}$	10			$\mu\text{s}$	Figure 8
CLK Cycle Time	$t_{CYC}$		1.0		$\mu\text{s}$	Figure 8


**Figure 5.**  
**Microprocessor**  
**Read Timing**



**Figure 6.**  
**Microprocessor**  
**Write Timing**




**Figure 7.**  
**Disk Input**  
**Timing**



Note: Pulse width on RAW READ (Pin 27) is normally 10-300 ns. However, pulse may be any width if pulse is entirely within window. If pulse occurs in both windows, then pulse width must be less than 600 ns for MFM at CLK = 1 MHz and 1200 ns for FM at 1 MHz.

**Figure 8.**  
**Miscellaneous**  
**Timing**



## DISK FORMATS

Disks may be formatted in IBM 3740 or System 34 formats with sector lengths of 128, 256, 512, or 1024 bytes.

### IBM 3740 Format

This single-density (FM) format utilizes 128 bytes/sector. The bytes to be generated by the system MPU for use in the execution of the Write Track command are shown in Figure 9.

### IBM System 34 Format

This double-density (MFM) format utilizes 256 bytes/sector. The bytes to be generated by the system MPU for use in the execution of the Write Track command are shown in Figure 10.

### Non-IBM Formats

Unique (non-IBM) formats are permissible providing the following restrictions are understood.

- Sector length may only be 128, 256, 512, or 1024 bytes.
- Gap sizes must conform to Figure 11.

In addition, the Index Address Mark is not required for operation by the FDC 176X. Gap 1, 3, and 4 lengths can be as short as 2 bytes for FDC 176X operation, however PLL lock up time, motor speed variation, write-splice area, etc. will add more bytes to each gap to achieve proper operation. It is recommended that the appropriate format be used for highest system reliability.

DATA BYTE (hex)	NO. OF BYTES	COMMENTS
FF	40	Gap 5 (Post Index)
00	6	Gap 1
FC	1	
FF	26	
FF	26	
00	6	ID AM
FE	1	
XX	1	
XX	1	
0X	1	Side Number (00 or 01)
XX	1	Sector Number (01-1A)
00	1	Sector Length (128 bytes)
F7	1	Causes 2-Byte CRC to be Written
FF	11	Gap 2 (ID Gap)
00	6	
FB	1	Data AM
E5	128	Data Field
F7	1	Causes 2-Byte CRC to be Written
FF	27	Part of Gap 3 (Data Gap)
FF	247	Gap 4 (Pre Index)

Figure 9.  
Byte Sequence  
for IBM 3740  
Formatting

NOTES: 1. THIS PATTERN MUST BE WRITTEN 26 TIMES PER TRACK.  
2. CONTINUE WRITING HEX FF UNTIL FDC COMPLETES SEQUENCE AND GENERATES INTRO INTERRUPT

DATA BYTE (hex)	NO. OF BYTES	COMMENTS
4E	80	Gap 5 (Post Index)
00	12	Writes C2 Index AM
F6	3	
FC	1	
4E	50	
00	12	Gap 1
F5	3	
FE	1	ID AM
XX	1	Track Number (00-4C)
0X	1	Side Number (00 or 01)
XX	1	Sector Number (01-1A)
01	1	Sector Length (256 Bytes)
F7	1	Causes 2-Byte CRC to be Written
4E	22	Gap 2 (ID Gap)
00	12	
F5	3	Writes A1
FB	1	Data AM
40	256	Data Field
F7	1	Causes 2-Byte CRC to be Written
4E	54	Part of Gap 3 (Data Gap)
4E	598	Gap 4 (Pre Index)

Figure 10.  
Byte Sequence  
for IBM System-34  
Formatting

NOTES: 1. THIS PATTERN MUST BE WRITTEN 26 TIMES PER TRACK.  
2. CONTINUE WRITING HEX 4E UNTIL FDC COMPLETES SEQUENCE AND GENERATES INTRO INTERRUPT.

GAP	SINGLE DENSITY (FM)	DOUBLE DENSITY (MFM)	NOTE
Gap 1	16 bytes FF	16 bytes 4E	2
Gap 2	11 bytes FF 6 bytes 00	22 bytes 4F 12 bytes 00 3 bytes A1	1
Gap 3	10 bytes FF 4 bytes 00	16 bytes 4E 8 bytes 00 3 bytes A1	2
Gap 4	16 bytes FF	16 bytes 4E	2

NOTES: 1. THESE BYTES COUNTS ARE EXACT.  
2. THESE BYTES COUNTS ARE MINIMUM EXCEPT FOR 3 BYTES A1, WHICH IS EXACT.

Figure 11. Gap Size Limitations

**STANDARD MICROSYSTEMS CORPORATION**

35 Marcus Blvd. Hauppauge, N.Y. 11788  
(516) 273-3100 FAX (516) 273-8846  
We keep ahead of our competition so you can keep ahead of yours.

Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.