FAIRCHILD™

August 2015

FDC658AP

Single P-Channel Logic Level PowerTrench® MOSFET

-30V, -4A, 50mΩ

General Description

This P-Channel Logic Level MOSFET is produced using Fairchild's advanced PowerTrench process. It has been optimized for battery power management applications.

Applications

- Battery management
- Load switch
- Battery protection
- DC/DC conversion

Features

- Max $r_{DS(on)}$ = 50 mΩ @ V_{GS} = -10 V, I_D = -4A
- Max $r_{DS(on)}$ = 75 mΩ @ V_{GS} = -4.5 V, I_D = -3.4A
- Low Gate Charge
- High performance trench technology for extremely low $r_{DS(on)}$
- RoHS Compliant

LEAD-FREE IMPLEMENTATION

SuperSOT™-6

Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V_{DS}	Drain-Source Voltage		-30	V
V_{GS}	Gate-Source Voltage		±25	V
I_D	Drain Current - Continuous	(Note 1a)	-4	A
	- Pulsed		-20	
P_D	Maximum Power dissipation	(Note 1a)	1.6	W
		(Note 1b)	0.8	
T_J, T_{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	30	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity
.58A	FDC658AP	7inch	8mm	3000 units

www.fairchildsemi.com

Electrical Characteristics T_J = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	I_D = -250μA, V_{GS} = 0V	-30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = -250μA, Referenced to 25°C		-22		mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{GS} = 0V, V_{DS} = -24V			-1	μA
I_{GSS}	Gate-Body Leakage	V_{GS} = ±25V, V_{DS} = 0V			±100	nA
On Characteristics (Note 2)						
$V_{GS(TH)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = -250μA	-1	-1.8	-3	V
$\frac{\Delta V_{GS(TH)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = -250μA, Referenced to 25°C		4		mV/°C
$r_{DS(on)}$	Static Drain-Source On-Resistance	I_D = -4A, V_{GS} = -10V		44	50	mΩ
		I_D = -3.4A, V_{GS} = -4.5V		67	75	
		I_D = -4A, V_{GS} = -10V, T_J = 125°C		60	70	
$I_{D(ON)}$	On-State Drain Current	V_{GS} = -10V, V_{DS} = -5V	-20			A
g_{FS}	Forward Transconductance	I_D = -4A, V_{DS} = -5V		8.4		S
Dynamic Characteristics						
C_{iss}	Input Capacitance	V_{DS} = -15V, V_{GS} = 0V, f = 1MHz		470	680	pF
C_{oss}	Output Capacitance			126	180	pF
C_{rss}	Reverse Transfer Capacitance			61	90	pF
Switching Characteristics (Note 2)						
$t_{d(on)}$	Turn-On Delay Time	V_{DD} = -15V, I_D = -1A V_{GS} = -10V, R_{GEN} = 6Ω		7	14	ns
t_r	Turn-On Rise Time			12	22	ns
$t_{d(off)}$	Turn-Off Delay Time			16	29	ns
t_f	Turn-Off Fall Time			6	12	ns
Q_g	Total Gate Charge	V_{DS} = -15V, I_D = -4A, V_{GS} = -5V		6	8.1	nC
Q_{gs}	Gate-Source Charge			2.1		nC
Q_{gd}	Gate-Drain Charge			2		nC
Drain-Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain-Source Diode Forward Current				-1.3	A
V_{SD}	Drain-Source Diode Forward Voltage	V_{GS} = 0V, I_S = -1.3 A (Note 2)		-0.77	-1.2	V

Notes:

1: $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.

a) 78°C/W when mounted on a 1 in² pad of 2 oz copper

b) 156°C/W whe mounted on a minimum pad of 2 oz copper

Scale 1: 1 on letter size paper

2: Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%

Typical Characteristics

**Figure 1. On-Region Characteristics**

**Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage**

**Figure 3. Normalized On-Resistance vs Junction Temperature**

**Figure 4. On-Resistance vs Gate to Source Voltage**

Figure 5. Transfer Characteristics

**Figure 6. Source to Drain Diode Forward Voltage vs Source Current**

Typical Characteristics


Figure 7. Gate Charge Characteristics


Figure 8. Capacitance vs Drain to Source Voltage

Figure 9. Forward Bias Safe Operating Area

Figure 10. Single Pulse Maximum Power Dissipation

Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1b.
Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™
AttitudeEngine™
Awinda®
AX-CAP®*
BitSiC™
Build it Now™
CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™
Current Transfer Logic™
DEUXPEED®
Dual Cool™
EcoSPARK®
EfficientMax™
ESBC™
F®
Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FastvCore™
FETBench™
FPS™

F-PFS™
FRFET®
Global Power Resource℠
GreenBridge™
Green FPS™
Green FPS™ e-Series™
G*max*™
GTO™
IntelliMAX™
ISOPLANAR™
Making Small Speakers Sound Louder
    and Better™
MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
MicroPak2™
MillerDrive™
MotionMax™
MotionGrid®
MTi™
MTx®
MVN®
mWSaver®
OptoHiT™
OPTOLOGIC®

OPTOPLANAR®

®
Power Supply WebDesigner™
PowerTrench®
PowerXS™
Programmable Active Droop™
QFET®
QS™
Quiet Series™
RapidConfigure™
™
Saving our world, 1mW/W/kW at a time™
SignalWise™
SmartMax™
SMART START™
Solutions for Your Success™
SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SupreMOS®
SyncFET™
Sync-Lock™

SYSTEM GENERAL®*
TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TranSiC™
TriFault Detect™
TRUECURRENT®*
µSerDes™

µSerDes™
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™
Xsens™
仙童™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

AUTHORIZED USE

ANTI-COUNTERFEITING POLICY

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I76

PUBLICATION ORDERING INFORMATION

© Semiconductor Components Industries, LLC

www.onsemi.com