

January 2007

# FDMA530PZ

# Single P-Channel PowerTrench® MOSFET -30V, -6.8A, $35m\Omega$

#### **Features**


- Max  $r_{DS(on)} = 35m\Omega$  at  $V_{GS} = -10V$ ,  $I_D = -6.8A$
- Max  $r_{DS(on)} = 65m\Omega$  at  $V_{GS} = -4.5V$ ,  $I_D = -5.0A$
- Low profile 0.8mm maximum in the new package MicroFET 2X2 mm
- RoHS Compliant





# **General Description**

This device is designed specifically for battery charge or load switching in cellular handset and other ultraportable applications. It features a MOSFET with low on-state resistance.

The MicroFET 2X2 package offers exceptional thermal performance for its physical size and is well suited to linear mode applications.







# **MOSFET Maximum Ratings** $T_A = 25$ °C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DS</sub>	Drain to Source Voltage		-30	V
V <sub>GS</sub>	Gate to Source Voltage		±25	V
1	Drain Current -Continuous	(Note 1a)	-6.8	^
'D	-Pulsed		-24	_ A
D	Power Dissipation	(Note 1a)	2.4	W
$P_{D}$	Power Dissipation	(Note 1b)	0.9	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C

### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	52	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	145	C/VV

## **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
530	FDMA530PZ	MicroFET 2X2	7"	8mm	3000 units

# **Electrical Characteristics** $T_J = 25^{\circ}\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	octeristics					
$BV_{DSS}$	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250\mu\text{A}$ , referenced to 25°C		-23		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24V, V_{GS} = 0V$			-1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 25V, V_{DS} = 0V$			±10	μΑ

#### On Characteristics

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	-1	-2.1	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250\mu\text{A}$ , referenced to 25°C		5.4		mV/°C
		$V_{GS} = -10V, I_D = -6.8A$		30	35	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = -4.5V$ , $I_D = -5.0A$		52	65	mΩ
		$V_{GS} = -10V$ , $I_D = -6.8A$ , $T_J = 125$ °C		43	63	
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -10V, I_{D} = -6.8A$		17		S

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V 45V V 0V	805	1070	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = -15V, V_{GS} = 0V,$ f = 1MHz	155	210	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 – 11/11/12	130	195	pF

# **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time	., .=.,	6	12	ns
t <sub>r</sub>	Rise Time	$V_{DD} = -15V, I_{D} = -6.8A$ $V_{GS} = -10V, R_{GEN} = 6\Omega$	21	34	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = -10V$ , $K_{GEN} = 0.52$	43	69	ns
t <sub>f</sub>	Fall Time		31	50	ns
$Q_g$	Total Gate Charge	V <sub>GS</sub> = -10V	16	24	nC
Qg	Total Gate Charge	$V_{GS} = -5V$ $V_{DD} = -15V$ $I_{D} = -6.8A$	9	11	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	I <sub>D</sub> = -0.8A	3.1		nC
$Q_{gd}$	Gate to Drain "Miller" Charge		4.5		nC

## **Drain-Source Diode Characteristics**

I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current			-2	Α
$V_{SD}$	Source to Drain Diode Forward Voltage $V_{GS} = 0V$ , $I_S = -2A$		-0.8	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = -6.8A, di/dt = 100A/μs	24	36	ns
Q <sub>rr</sub>	Reverse Recovery Charge	T <sub>F</sub> = -0.8A, αι/αι = 100A/μs	19	29	nC

#### Notes:

1: Roja is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.



a.  $52^{\circ}\text{C/W}$  when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b.145°C/W when mounted on a minimum pad of 2 oz copper

- 2: Pulse Test: Pulse Width <  $300\mu s$ , Duty cycle < 2.0%.
- 3: The diode connected between the gate and the source serves only as protection against ESD. No gate overvoltage rating is implied.

# Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# Typical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Gate Leakage Current vs Gate to Source Voltage




Figure 11. Single Pulse Maximum Power Dissipation




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Forward Bias Safe Operating Area







Figure 12. Transient Thermal Response Curve







BOTTOM VIEW

## NOTES:

- A. NOT FULLY CONFORM TO JEDEC REGISTRATION MO-229 DATED AUG/2003.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M,1994

MLP06LrevA

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	OCX™	SILENT SWITCHER®	UniFET™
ActiveArray™	GlobalOptoisolator™	OCXPro™	SMART START™	VCX™
Bottomless™	GTO™	OPTOLOGIC <sup>®</sup>	SPM™	Wire™
Build it Now™	HiSeC™	OPTOPLANAR™	Stealth™	
CoolFET™	I <sup>2</sup> C™	PACMAN™	SuperFET™	
CROSSVOLT™	i-Lo™	POP™	SuperSOT™-3	
DOME™	ImpliedDisconnect™	Power247™	SuperSOT™-6	
EcoSPARK™	IntelliMAX™	PowerEdge™	SuperSOT™-8	
E <sup>2</sup> CMOS™	ISOPLANAR™	PowerSaver™	SyncFET™	
EnSigna™	LittleFET™	PowerTrench <sup>®</sup>	TCM™	
FACT <sup>®</sup>	MICROCOUPLER™	QFET <sup>®</sup>	TinyBoost™	
FAST <sup>®</sup>	MicroFET™	QS™	TinyBuck™	
FASTr™	MicroPak™	QT Optoelectronics™	TinyPWM™	
FPS™	MICROWIRE™	Quiet Series™	TinyPower™	
FRFET™	MSX™	RapidConfigure™	TinyLogic <sup>®</sup>	
	MSXPro™	RapidConnect™	TINYOPTO™	
Across the board. Aroun	nd the world.™	µSerDes™	TruTranslation™	
The Power Franchise®		ScalarPump™	UHC <sup>®</sup>	

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

Programmable Active Droop™

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. 122