

February 2015

# FDMA6676PZ

# Single P-Channel PowerTrench® MOSFET

-30 V, -11 A, 13.5 m $\Omega$ 


#### **Features**


- Max  $r_{DS(on)} = 13.5 \text{ m}\Omega$  @  $V_{GS} = -10 \text{ V}$
- 25V V<sub>GS</sub> Extended Operating Rating
- 30V V<sub>DS</sub> Blocking
- 2x2mm Form Factor
- Low Profile 0.8 mm maximum
- Integrated Protection Diode
- RoHS Compliant
- Halogen Free



# **General Description**

This device is an ultra low resistance P-Channel FET. It is designed for power line load switching applications and reverse polarity protection. It is especially optimized for voltage rails that can climb as high as 25V. Typical end systems include laptop computers, tablets and mobile phone. Applications include battery protection, input power line protection and charge path protection, including USB and other charge paths. The FDMA6676PZ has an enhanced  $V_{\rm GS}$  rating of 25V specifically designed to simplify installation. When used as reverse polarity protection, with gate tied to ground and drain tied to V input, it is designed to support operating input voltages that can raise as high as 25V without the need for external Zener protection on the gate. Its small 2x2x0.8 form factor make it an ideal part for mobile and space constrained applications.





MicroFET 2X2 (Bottom View)

## MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted

Symbol	Parame	eter		Ratings	Units
$V_{DS}$	Drain to Source Voltage			-30	V
$V_{GS}$	Gate to Source Voltage			±25	V
	Drain Current -Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	-11	А
'D	-Pulsed		(Note 3)	-165	^
D	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	2.4	W
$P_{D}$	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1b)	0.9	VV
$T_J, T_{STG}$	Operating and Storage Junction Tempera	ture Range		-55 to +150	°C

### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	52	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	145	C/VV

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
676	FDMA6676PZ	MicroFET 2X2	7 "	12 mm	3000 units

# **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted

**Parameter** 

Off Characteristics							
$BV_{DSS}$	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-30			V	
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 μA, referenced to 25 °C		-19		mV/°C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -24 V, V <sub>GS</sub> = 0 V			-1	μΑ	
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 25 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ	

**Test Conditions** 

Min

Тур

Max

Units

#### On Characteristics

**Symbol** 

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-1.2	-2	-2.6	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25 °C		5.9		mV/°C
	Static Drain to Source On Resistance	$V_{GS} = -10 \text{ V}, I_D = -11 \text{ A}$		11	13.5	
r		$V_{GS} = -4.5 \text{ V}, I_D = -8 \text{ A}$		19	27	mΩ
r <sub>DS(on)</sub>		$V_{GS} = -10 \text{ V}, I_D = -11 \text{ A},$ $T_J = 125 \text{ °C}$		14.5	21	- 11152
9 <sub>FS</sub>	Forward Transconductance	$V_{DD} = -5 \text{ V}, \ I_{D} = -11 \text{ A}$		38		S

### **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V 45 V V 0 V	1440	2160	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1  MHz	477	720	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1 101112	458	690	pF
$R_q$	Gate Resistance		12		Ω

### **Switching Characteristics**


t <sub>d(on)</sub>	Turn-On Delay Time		8.8	18	ns
t <sub>r</sub>	Rise Time	$V_{DD}$ = -15 V, $I_{D}$ = -11 A, $V_{GS}$ = -10 V, $R_{GFN}$ = 6 Ω	19	34	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = -10 \text{ V}, R_{GEN} = 6.22$	87	139	ns
t <sub>f</sub>	Fall Time		72	115	ns
$Q_g$	Total Gate Charge	V <sub>GS</sub> = 0 V to -10 V	33	46	nC
$Q_{g}$	Total Gate Charge	$V_{GS} = 0 \text{ V to -4.5 V} V_{DD} = -15 \text{ V},$	20	28	nC
$Q_{gs}$	Gate to Source Charge	I <sub>D</sub> = -11 A	4.5		nC
Q <sub>qd</sub>	Gate to Drain "Miller" Charge		13		nC

#### **Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Forward voltage	$V_{GS} = 0 \text{ V}, I_{S} = -2 \text{ A}$ (Note 2)	-0.7	-1.2	V
		$V_{GS} = 0 \text{ V}, I_S = -11 \text{ A}$ (Note 2)	-0.9	-1.4	V
t <sub>rr</sub>	Reverse Recovery Time	-I <sub>E</sub> = -11 A, di/dt = 100 A/μs	31	50	ns
Q <sub>rr</sub>	Reverse Recovery Charge	$_{\text{F}}$ = -11 A, di/dt = 100 A/ $\mu$ s	9	18	nC

NOTES:

<sup>1.</sup> R<sub>8JA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>9CA</sub> is determined by the user's board design.



a. 52 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b. 145 °C/W when mounted on a minimum pad of 2 oz copper.

<sup>2.</sup> Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.

<sup>3.</sup> Pulse Id refers to Forward Bias Safe Operation Area.

# Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# **Typical Characteristics** $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Forward Bias Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation





Figure 11. Junction-to-Ambient Transient Thermal Response Curve



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative