

num efficiency onverters. The lent switching	
J. J	

Symbol	Parameter			Ratings	Units
V _{DS}	Drain to Source Voltage			60	V
V _{GS}	Gate to Source Voltage			±20	V
I _D	Drain Current -Continuous	T _A = 25 °C	(Note 1a)	7.5	А
	-Pulsed		(Note 4)	45	A
Eas	Single Pulse Avalanche Energy		(Note 3)	37	mJ
P _D	Power Dissipation	T _A = 25 °C	(Note 1a)	2.4	W
	Power Dissipation $T_A = 25 \text{ °C}$ (Note 1b)			0.9	VV
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C

Thermal Characteristics

R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1a)	52	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1b)	145	C/VV

Package Marking and Ordering Information

551 FDMA86551L MicroFET 2X2 7 " 8 mm 3000 unit	Device Marking	Device	Package	Reel Size	Tape Width	Quantity
	551	FDMA86551L	MicroFET 2X2	7 "	8 mm	3000 units

FDMA86551L \$
Single N
N-Channel F
PowerTrench
h [®] MOSFET


Symbol	Parameter	Test Conditions	Min	Тур	Мах	Units
Off Chara	cteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_{D} = 250 \ \mu A, \ V_{GS} = 0 \ V$	60			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, referenced to 25 °C		31		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 48 V, V _{GS} = 0 V			1	μA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
On Chara	cteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \ \mu A$	1.0	1.8	3.0	V
$\Delta V_{GS(th)}$ ΔT_J	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		-5		mV/°C
		V _{GS} = 10 V, I _D = 7.5 A		19	23	
r	Static Drain to Source On Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 6 \text{ A}$		26	35	- mΩ
r _{DS(on)}	State Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 7.5 \text{ A},$ $T_J = 125 \text{ °C}$		28	33	
9 _{FS}	Forward Transconductance	V _{DD} = 5 V, I _D = 7.5 A		21		S
Dvnamic	Characteristics					
C _{iss}	Input Capacitance			881	1235	pF
C _{oss}	Output Capacitance	── V _{DS} = 30 V, V _{GS} = 0 V, f = 1 MHz		182	255	pF
C _{rss}	Reverse Transfer Capacitance			6.1	15	pF
R _g	Gate Resistance		0.1	0.5	1.5	Ω
Switching	g Characteristics					
t _{d(on)}	Turn-On Delay Time			7.3	15	ns
t _r	Rise Time	$V_{DD} = 30 \text{ V}, \text{ I}_{D} = 7.5 \text{ A},$		1.7	10	ns
t _{d(off)}	Turn-Off Delay Time	V_{GS} = 10 V, R _{GEN} = 6 Ω		16	29	ns
t _f	Fall Time			1.4	10	ns
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0 V$ to 10 V		12	17	nC
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V} \text{ V}_{DD} = 30 \text{ V},$		5.8	8.1	nC
Q _{gs}	Gate to Source Charge	I _D = 7.5 A		2.7	3.8	nC
Q _{gd}	Gate to Drain "Miller" Charge			1.4	2.0	nC

Drain-Source Diode Characteristics

Electrical Characteristics T_J = 25 °C unless otherwise noted

V _{SD} Sc	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 2 A$ (Note 2)		0.8	1.2	V
		$V_{GS} = 0 V, I_S = 7.5 A$ (Note 2)		0.9	1.2	V
t _{rr}	Reverse Recovery Time	I _E = 7.5 A, di/dt = 100 A/μs		23	37	ns
Q _{rr}	Reverse Recovery Charge	$F = 7.5 \text{ A}, \text{ u/ut} = 100 \text{ A/} \mu \text{s}$		9.7	19	nC

1. $R_{\theta,JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta,JC}$ is guaranteed by design while $R_{\theta,JA}$ is determined by the user's board design.





a. 52 °C/W when mounted on a 1 in² pad of 2 oz copper.


b. 145 °C/W when mounted on a minimum pad of 2 oz copper.


00

DS

G


2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%. 3. E_{AS} of 37 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = 5 A, V_{DD} = 60 V, V_{GS} = 10 V. 100% test at L = 0.1 mH, I_{AS} = 16 A. 4. Pulse Id measured at td <= 250 μ s, refer to Fig 11 SOA graph for more details.







Typical Characteristics $T_J = 25$ °C unless otherwise noted


FDMA86551L Single N-Channel PowerTrench[®] MOSFET





RECOMMENDED LAND PATTERN OPT 1






BOTTOM VIEW

NOTES:

- A. DOES NOT FULLY CONFORM TO JEDEC REGISTRATION MO-229 DATED AUG/2003
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- D. DRAWING FILENAME: MKT-MLP06Prev1.



RECOMMENDED LAND PATTERN OPT 2

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC