


- Max $r_{DS(on)} = 24 \text{ m}\Omega$ at $V_{GS} = -4.5 \text{ V}$, $I_D = -8 \text{ A}$
- Max $r_{DS(on)}$ = 31 m Ω at V_{GS} = -2.5 V, I_D = -7 A
- Max $r_{DS(on)}$ = 45 m Ω at V_{GS} = -1.8 V, I_D = -6 A
- Low profile: 0.55 mm maximum in the new package MicroFET 1.6x1.6 Thin
- HBM ESD protection level > 2 kV typical (Note 3)
- Free from halogenated compounds and antimony oxides
- RoHS Compliant



General Description

This device is designed specifically for battery charging or load switching in cellular handset and other ultraportable applications. It features a MOSFET with low on-state resistance and zener diode protection against ESD. The MicroFET 1.6x1.6 Thin package offers exceptional thermal performance for its physical size and is well suited to switching and linear mode applications.



MicroFET 1.6x1.6 Thin

MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units
V _{DS}	Drain to Source Voltage			-20	V
V _{GS}	Gate to Source Voltage			±8	V
I _D	-Continuous	T _A = 25°C	(Note 1a)	-8	٨
	-Pulsed			-32	Α
P _D	Power Dissipation	T _A = 25°C	(Note 1a)	2.1	14/
	Power Dissipation	T _A = 25°C	(Note 1b)	0.7	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C

Thermal Characteristics

R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1a)	60	°C/W
$R_{ extsf{ heta}JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	175	C/VV

Package Marking and Ordering Information


Device Marking	Device	Package	Reel Size	Tape Width	Quantity
E91	FDME910PZT	MicroFET 1.6x1.6 Thin	7 "	8 mm	5000 units

February 2015


FDME910PZT
P-Channel Powe
rTrench®
MOSFET


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = -250 μA, V _{GS} = 0 V	-20			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$, referenced to 25 °C		-16		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -16 V, V _{GS} = 0 V			-1	μA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 8 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ
On Chara	cteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \ \mu A$	-0.4	-0.6	-1.5	V
$\Delta V_{GS(th)}$	Gate to Source Threshold Voltage		0.4		1.0	
ΔT_{J}	Temperature Coefficient	I_D = -250 µA, referenced to 25 °C		2.7		mV/°C
r _{DS(on)}		V _{GS} = -4.5 V, I _D = -8 A		20	24	- mΩ
	Static Drain to Source On Resistance	$V_{GS} = -2.5 \text{ V}, \text{ I}_{D} = -7 \text{ A}$		25	31	
		V_{GS} = -1.8 V, I _D = -6 A		32	45	
		V_{GS} = -4.5 V, I_D = -8 A, T_J = 125°C		26	36	
9fs	Forward Transconductance	$V_{DD} = -5 V$, $I_{D} = -8 A$		38		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$-V_{DS} = -10 V, V_{GS} = 0 V,$ -f = 1 MHz		236 218	355 330	pF pF pF
	Characteristics					1
	Turn-On Delay Time			9	18	ns
t _{d(on)}	Rise Time	V _{DD} = -10 V, I _D = -8 A,		11	20	ns
t _{d(off)}	Turn-Off Delay Time	$-V_{GS} = -4.5 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		87	139	ns
t _f	Fall Time			46	74	ns
Q _g	Total Gate Charge	V _{GS} = -4.5 V, V _{DD} = -10 V,		15	21	nC
Q _{gs}	Gate to Source Charge	$I_{\rm D} = -8 {\rm A}$		2.2		nC
Q _{gd}	Gate to Drain "Miller" Charge			3.6		nC
*	urce Diode Characteristics				l	
		$V_{GS} = 0 V, I_{S} = -8 A$ (Note 2)	-0.57	-0.8	-1.2	V
	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = -0 A$ (Note 2) $V_{GS} = 0 V, I_S = -1.8 A$ (Note 2)	-0.57	-0.8	-1.2 -1.2	V
V _{SD}	Reverse Recovery Time			17	31	ns
		—I _F = -8 A, di/dt = 100 A/μs		4.1	10	nC
V _{SD} t _{rr} Q _{rr}	Reverse Recovery Charge			1	L	1







Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0%.
The diode connected between the gate and source serves only as protection ESD. No gate overvoltage rating is implied.












TOP VIEW




RECOMMENDED LAND PATTERN OPT 1



SIDE VIEW



BOTTOM VIEW



RECOMMENDED LAND PATTERN OPT 2

NOTES:

- A. DOES NOT FULLY CONFORM TO JEDEC REGISTRATION
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- D. LAND PATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY
- E. DRAWING FILENAME: MKT-UMLP06Frev6

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC