

September 2012

# FDMF3030 — Extra-Small, High-Performance, High-Frequency, DrMOS Module

# **Benefits**

- Ultra-Compact 6x6mm PQFN, 72% Space-Saving Compared to Conventional Discrete Solutions
- Fully Optimized for System Efficiency
- Clean-Switching Waveforms with Minimal Ringing
- High-Current Handling

# **Features**

- Over 93% Peak-Efficiency
- High-Current Handling: 50A
- High-Performance PQFN Copper-Clip Package
- 3-State 5V PWM Input Driver
- Automatic Diode Emulation (Skip Mode) Enabled through ZCD\_EN# Input
- Thermal Warning Flag for Over-Temperature Condition
- Driver Output Disable Function (DISB# Pin)
- Internal Pull-Up and Pull-Down for ZCD\_EN# and DISB# Inputs, Respectively
- Fairchild PowerTrench® Technology MOSFETs for Clean Voltage Waveforms and Reduced Ringing
- Fairchild SyncFET™ Technology (Integrated Schottky Diode) in Low-Side MOSFET
- Integrated Bootstrap Schottky Diode
- Adaptive Gate-Drive Timing for Shoot-Through Protection
- Under-Voltage Lockout (UVLO)
- Optimized for Switching Frequencies up to 1MHz
- Low-Profile SMD Package
- Fairchild Green Packaging and RoHS Compliance
- Based on the Intel<sup>®</sup> 4.0 DrMOS Standard

# **Description**

The DrMOS family is Fairchild's next-generation, fully optimized, ultra-compact, integrated MOSFET-plusdriver, power-stage solution for high-current, high-frequency, synchronous buck, DC-DC applications. The FDMF3030 integrates a driver IC, two power MOSFETs, and a bootstrap Schottky diode into a thermally enhanced, ultra-compact, 6x6mm package.

With an integrated approach, the complete switching power stage is optimized with regard to driver and MOSFET dynamic performance, system inductance, and power MOSFET R<sub>DS(ON)</sub>. The FDMF3030 uses Fairchild's high-performance PowerTrench<sup>®</sup> MOSFET technology, which dramatically reduces switch ringing, eliminating the need for a snubber circuit in most buck converter applications.

A driver IC with reduced dead times and propagation delays further enhances performance. A thermal warning function indicates a potential over-temperature situation. The FDMF3030 also incorporates a Zero-Cross Detect (ZCD\_EN# pin) for improved light-load efficiency and provides a 3-state 5V PWM input for compatibility with a wide range of PWM controllers.


# **Applications**

- Notebook Computers
- High-Performance Gaming Motherboards
- Compact Blade Servers & Workstations,
   V-Core and Non-V-Core DC-DC Converters
- Desktop Computers, V-Core and Non-V-Core DC-DC Converters
- High-Current DC-DC Point-of-Load Converters
- Networking and Telecom Microprocessor Voltage Regulators
- Small Form-Factor Voltage Regulator Modules

# **Ordering Information**


Part Number	<b>Current Rating</b>	Package	Top Mark
FDMF3030	50A	40-Lead, Clipbond PQFN DrMOS, 6.0mm x 6.0mm Package	FDMF3030

# **Typical Application Circuit**



**Typical Application Circuit** Figure 1.

# **DrMOS Block Diagram**



# **Pin Configuration**




Figure 3. Bottom View




Figure 4. Top View

# **Pin Definitions**

Pin#	Name	Description			
1	ZCD_EN#	When ZCD_EN#=HIGH, the low-side driver is the inverse of the PWM input. When ZCD_EN#=LOW, diode emulation is enabled. This pin has a 10µA internal pull-up current source. Do not add a noise filter capacitor.			
2	VCIN	ias supply. Minimum 1µF ceramic capacitor is recommended from this pin to CGND.			
3	VDRV	Power for the gate driver. Minimum 1µF ceramic capacitor is recommended to be connected as close as possible from this pin to CGND.			
4	BOOT	Bootstrap supply input. Provides voltage supply to the high-side MOSFET driver. Connect a bootstrap capacitor from this pin to PHASE.			
5, 37, 41	CGND	IC ground. Ground return for driver IC.			
6	GH	For manufacturing test only. This pin must float; it must not be connected to any pin.			
7	PHASE	Switch node pin for bootstrap capacitor routing. Electrically shorted to VSWH pin.			
8	NC	No connect. The pin is not electrically connected internally, but can be connected to VIN for convenience.			
9 - 14, 42	VIN	Power input. Output stage supply voltage.			
15, 29 - 35, 43	VSWH	Switch node input. Provides return for high-side bootstrapped driver and acts as a sense point for the adaptive shoot-through protection.			
16 – 28	PGND	Power ground. Output stage ground. Source pin of the low-side MOSFET.			
36	GL	For manufacturing test only. This pin must float; it must not be connected to any pin.			
38	THWN#	Thermal warning flag, open collector output. When temperature exceeds the trip limit, the output is pulled LOW. THWN# does not disable the module.			
39	DISB#	Output disable. When LOW, this pin disables power MOSFET switching (GH and GL are held LOW). This pin has a $10\mu A$ internal pull-down current source. Do not add a noise filter capacitor.			
40	PWM	PWM signal input. This pin accepts a three-state 5V PWM signal from the controller.			

# **Absolute Maximum Ratings**

Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Pa	rameter	Min.	Max.	Unit
$V_{CIN}$	Supply Voltage	Referenced to CGND	-0.3	7.0	V
$V_{DRV}$	Drive Voltage	Referenced to CGND	-0.3	7.0	V
V <sub>DISB#</sub>	Output Disable	Referenced to CGND	-0.3	7.0	V
$V_{PWM}$	PWM Signal Input	Referenced to CGND	-0.3	7.0	V
V <sub>ZCD_EN#</sub>	ZCD Enable Signal Input	Referenced to CGND	-0.3	7.0	V
$V_{GL}$	Low Gate Manufacturing Test Pin	Referenced to CGND	-0.3	7.0	V
V <sub>THWN#</sub>	Thermal Warning Flag	Referenced to CGND	-0.3	7.0	V
V <sub>IN</sub>	Power Input	Referenced to PGND, CGND	-0.3	30.0	V
1/	De statues Cumply	Referenced to VSWH, PHASE	-0.3	7.0	V
$V_{BOOT}$	Bootstrap Supply	Referenced to CGND	-0.3	30.0	V
.,	High Gate Manufacturing Test Pin	Referenced to VSWH, PHASE	-0.3	7.0	V
$V_{GH}$		Referenced to CGND	-0.3	30.0	V
$V_{PHS}$	PHASE	Referenced to CGND	-0.3	30.0	V
\/	Cuitale Nada Janut	Referenced to PGND, CGND (DC Only)	-0.3	30.0	V
$V_{SWH}$	Switch Node Input	Referenced to PGND, <20ns	-8.0	33.0	V
\/	Do status County	Referenced to VDRV		22.0	V
$V_{BOOT}$	Bootstrap Supply	Referenced to VDRV,<20ns		25.0	V
I <sub>THWN#</sub>	THWN# Sink Current		-0.1	7.0	mA
	Output Current <sup>(1)</sup>	f <sub>SW</sub> =300kHz, V <sub>IN</sub> =12V, V <sub>O</sub> =1.0V		50	^
$I_{O(AV)}$	Output Current	f <sub>SW</sub> =1MHz, V <sub>IN</sub> =12V, V <sub>O</sub> =1.0V		45	Α
$\theta_{JPCB}$	Junction-to-PCB Thermal Resistant	ce (Fairchild Evaluation Board)		3	°C/W
T <sub>A</sub>	Ambient Temperature Range		-40	+125	°C
$T_J$	Maximum Junction Temperature			+150	°C
T <sub>STG</sub>	Storage Temperature Range		-55	+150	°C
FOD	Flacturatetia Disabarra Dustastis	Human Body Model, JESD22-A114	2000		
ESD	Electrostatic Discharge Protection	Charged Device Model, JESD22-C101	2000		V

#### Note:

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Тур.	Max.	Unit
$V_{CIN}$	Control Circuit Supply Voltage	4.5	5.0	5.5	V
$V_{DRV}$	Gate Drive Circuit Supply Voltage	4.5	5.0	5.5	V
V <sub>IN</sub>	Output Stage Supply Voltage	3.0	12.0	24.0 <sup>(2)</sup>	V

#### Note:

 Operating at high V<sub>IN</sub> can create excessive AC overshoots on the VSWH-to-GND and BOOT-to-GND nodes during MOSFET switching transients. For reliable DrMOS operation, VSWH-to-GND and BOOT-to-GND must remain at or below the Absolute Maximum Ratings shown in the table above. Refer to the "Application Information" and "PCB Layout Guidelines" sections of this datasheet for additional information.

I<sub>O(AV)</sub> is rated using Fairchild's DrMOS evaluation board, at T<sub>A</sub> = 25°C, with natural convection cooling. This rating is limited by the peak DrMOS temperature, T<sub>J</sub> = 150°C, and varies depending on operating conditions and PCB layout. This rating can be changed with different application settings.

# **Electrical Characteristics**

Typical values are  $V_{IN}$  = 12V,  $V_{CIN}$  = 5V,  $V_{DRV}$  = 5V, and  $T_A$  =  $T_J$  = +25°C unless otherwise noted.


Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Basic Oper	ation		•	•	•	
IQ	Quiescent Current	I <sub>Q</sub> =I <sub>VCIN</sub> +I <sub>VDRV</sub> , PWM=LOW or HIGH or Float			2	mA
$V_{UVLO}$	UVLO Threshold	V <sub>CIN</sub> Rising		3.3		V
V <sub>UVLO_HYS</sub>	UVLO Hysteresis			0.35		V
PWM Input	$(V_{CIN} = V_{DRV} = 5V \pm 10\%)$					
R <sub>UP_PWM</sub>	Pull-Up Impedance	V <sub>PWM</sub> =5V		20		kΩ
R <sub>DN_PWM</sub>	Pull-Down Impedance	V <sub>PWM</sub> =0V		20		kΩ
$V_{\text{IH\_PWM}}$	PWM High Level Voltage		3.15	3.80	4.45	V
V <sub>TRI_HI</sub>	3-State Upper Threshold		3.10	3.75	4.40	V
V <sub>TRI_LO</sub>	3-State Lower Threshold		1.05	1.40	1.90	V
V <sub>IL_PWM</sub>	PWM Low Level Voltage		0.70	1.00	1.30	V
t <sub>D_HOLD-OFF</sub>	3-State Shut-Off Time			150		ns
$V_{HiZ\_PWM}$	3-State Open Voltage		2.20	2.50	2.80	V
t <sub>PWM-OFF_MIN</sub>	PWM Minimum Off Time		70			ns
	$(V_{CIN} = V_{DRV} = 5V \pm 5\%)$					
R <sub>UP_PWM</sub>	Pull-Up Impedance	V <sub>PWM</sub> =5V	\.	20		kΩ
R <sub>DN_PWM</sub>	Pull-Down Impedance	V <sub>PWM</sub> =0V		20		kΩ
$V_{\text{IH\_PWM}}$	PWM High Level Voltage		3.35	3.80	4.25	V
$V_{TRI\_HI}$	3-State Upper Threshold		3.30	3.75	4.20	V
$V_{TRI\_LO}$	3-State Lower Threshold		1.10	1.40	1.75	V
V <sub>IL_PWM</sub>	PWM Low Level Voltage		0.74	1.00	1.26	V
t <sub>D_HOLD-OFF</sub>	3-State Shut-Off Time			150		ns
$V_{HiZ\_PWM}$	3-State Open Voltage		2.30	2.50	2.70	V
t <sub>PWM-OFF_MIN</sub>	PWM Minimum Off Time		70			ns
DISB# Inpu	t			l		
V <sub>IH_DISB</sub>	High-Level Input Voltage		2			V
V <sub>IL DISB</sub>	Low-Level Input Voltage				0.8	V
I <sub>PLD</sub>	Pull-Down Current			10		μΑ
t <sub>PD_DISBL</sub>	Propagation Delay	PWM=GND, Delay Between DISB# from HIGH to LOW to GL from HIGH to LOW		220		ns
t <sub>PD_DISBH</sub>	Propagation Delay	PWM=GND, Delay Between DISB# from LOW to HIGH		520		ns
ZCD_EN# II	nput			•	7	2
V <sub>IH_ZCD_EN</sub>	High-Level Input Voltage		2			V
V <sub>IL_ZCD_EN</sub>	Low-Level Input Voltage				0.8	V
I <sub>PLU</sub>	Pull-Up Current			10		μA
t <sub>PD_ZLGLL</sub>	Propagation Delay	PWM=GND, Delay Between ZCD_EN# from HIGH to LOW to GL from HIGH to LOW		1800		ns
t <sub>PD_ZHGLH</sub>	Propagation Delay	PWM=GND, Delay Between ZCD_EN# from LOW to HIGH to GL from LOW to HIGH		20		ns

Continued on the following page...


# **Electrical Characteristics**

Typical values are  $V_{IN}$  = 12V,  $V_{CIN}$  = 5V,  $V_{DRV}$  = 5V, and  $T_A$  =  $T_J$  = +25°C unless otherwise noted.

Symbol	Parameter	Condition		Тур.	Max.	Unit
Thermal Wa	arning Flag		•	•		
T <sub>ACT</sub>	Activation Temperature			150		°C
T <sub>RST</sub>	Reset Temperature			135		°C
R <sub>THWN</sub>	Pull-Down Resistance	$5$ k $\Omega$ Resistor Pull-up to V <sub>CIN</sub>		60		Ω
High-Side [	Driver (f <sub>SW</sub> = 1000kHz, I <sub>OUT</sub> = 3	0A, T <sub>A</sub> = +25°C)				
R <sub>SOURCE_GH</sub>	Output Impedance, Sourcing	Source Current=50mA		0.8		Ω
R <sub>SINK_GH</sub>	Output Impedance, Sinking	Sink Current=50mA		0.6		Ω
t <sub>R_GH</sub>	Rise Time	GH=10% to 90%		10		ns
t <sub>F_GH</sub>	Fall Time	GH=90% to 10%		10		ns
t <sub>D_DEADON</sub>	LS to HS Deadband Time	GL Going LOW to GH Going HIGH, 1.7V GL to 10% GH		20		ns
t <sub>PD_PLGHL</sub>	PWM LOW Propagation Delay	PWM Going LOW to GH Going LOW, V <sub>IL_PWM</sub> to 90% GH		20		ns
t <sub>PD_PHGHH</sub>	PWM HIGH Propagation Delay (ZCD_EN# =0)	PWM Going HIGH to GH Going HIGH, V <sub>IH_PWM</sub> to 10% GH (ZCD_EN# =0, I <sub>D_LS</sub> >0)		25		ns
t <sub>PD_TSGHH</sub>	Exiting 3-State Propagation Delay	PWM (From 3-State) Going HIGH to GH Going HIGH, V <sub>IH_PWM</sub> to 10% GH		35		ns
Low-Side D	priver (f <sub>SW</sub> = 1000kHz, I <sub>OUT</sub> = 3	0A, T <sub>A</sub> = +25°C)				
R <sub>SOURCE_GL</sub>	Output Impedance, Sourcing	Source Current=50mA		0.9		Ω
R <sub>SINK_GL</sub>	Output Impedance, Sinking	Sink Current=50mA		0.4		Ω
t <sub>R_GL</sub>	Rise Time	GL=10% to 90%		15		ns
t <sub>F_GL</sub>	Fall Time	GL=90% to 10%		10		ns
t <sub>D_DEADOFF</sub>	HS to LS Deadband Time	SW Going LOW to GL Going HIGH, 1.7V SW to 10% GL		20		ns
t <sub>PD_PHGLL</sub>	PWM-HIGH Propagation Delay	PWM Going HIGH to GL Going LOW, V <sub>IH_PWM</sub> to 90% GL		20		ns
t <sub>PD_TSGLH</sub>	Exiting 3-State Propagation Delay	PWM (From 3-State) Going LOW to GL Going HIGH, V <sub>IL_PWM</sub> to 10% GL		30		ns
t <sub>GL-ON_MIN</sub>	GL Minimum On Time in DCM	V <sub>ZCD_EN#</sub> =0V		350		ns
<b>Boot Diode</b>				•		
$V_{F}$	Forward-Voltage Drop	I <sub>F</sub> =1mA		0.6		V
$V_R$	Breakdown Voltage	I <sub>R</sub> =1mA	22			V



Test Conditions:  $V_{IN}=12V$  or 19V,  $V_{OUT}=1V$ ,  $V_{CIN}=5V$ ,  $V_{DRV}=5V$ ,  $L_{OUT}=250$ nH,  $T_A=25$ °C, and natural convection cooling, unless otherwise specified.






Figure 6. Safe Operating Area for 12V<sub>IN</sub>




Figure 7. Safe Operating Area for 19V<sub>IN</sub>




Figure 8. Power Loss vs. Output Current for 12V<sub>IN</sub> Figure 9.




Figure 9. Power Loss vs. Output Current for 19V<sub>IN</sub>





Figure 10. Power Loss vs. Switching Frequency

Figure 11. Power Loss vs. Input Voltage

Test Conditions:  $V_{IN}$ =12V,  $V_{OUT}$ =1V,  $V_{CIN}$ =5V,  $V_{DRV}$ =5V,  $L_{OUT}$ =250nH,  $T_A$ =25°C, and natural convection cooling, unless otherwise specified.






Figure 12. Power Loss vs. Driver Supply Voltage




Figure 13. Power Loss vs. Output Voltage




Figure 14. Power Loss vs. Output Inductor




Figure 15. Driver Supply Current vs. Switching Frequency





Figure 16. Driver Supply Current vs. Driver Supply Voltage

Figure 17. Driver Supply Current vs. Output Current

Test Conditions: V<sub>CIN</sub>=5V, V<sub>DRV</sub>=5V, T<sub>A</sub>=25°C, and natural convection cooling, unless otherwise specified.







Figure 18. UVLO Threshold vs. Temperature









Figure 20. PWM Threshold vs. Temperature

Figure 21. ZCD\_EN# Threshold vs. Driver Supply Voltage







Figure 22. ZCD\_EN# Threshold vs. Temperature

Figure 23. ZCD\_EN# Pull-Up Current vs. Temperature

Test Conditions: V<sub>CIN</sub>=5V, V<sub>DRV</sub>=5V, T<sub>A</sub>=25°C, and natural convection cooling, unless otherwise specified.







Figure 24. DISB# Threshold vs. Driver Supply Voltage

Figure 25. DISB# Threshold vs. Temperature






Figure 26. DISB# Pull-Down Current vs. Temperature

Figure 27. Boot Diode Forward Voltage vs. Temperature

# **Functional Description**

The FDMF3030 is a driver-plus-FET module optimized for the synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each part is capable of driving speeds up to 1MHz.

# VCIN and Disable (DISB#)

The VCIN pin is monitored by an Under-Voltage Lockout (UVLO) circuit. When  $V_{\text{CIN}}$  rises above ~3.3V, the driver is enabled. When  $V_{\text{CIN}}$  falls below ~2.95V, the driver is disabled (GH, GL=0). The driver can also be disabled by pulling the DISB# pin LOW (DISB# <  $V_{\text{IL\_DISB}}$ ), which holds both GL and GH LOW regardless of the PWM input state. The driver can be enabled by raising the DISB# pin voltage HIGH (DISB# >  $V_{\text{IH\_DISB}}$ ).

Table 1. UVLO and Disable Logic

UVLO	DISB#	Driver State			
0	Х	Disabled (GH, GL=0)			
1	0	Disabled (GH, GL=0)			
1	1	Enabled (see Table 2)			
1	Open	Disabled (GH, GL=0)			

#### Note:

3. DISB# internal pull-down current source is 10µA.

# Thermal Warning Flag (THWN#)

The FDMF3030 provides a thermal warning flag (THWN#) to warn of over-temperature conditions. The thermal warning flag uses an open-drain output that pulls to CGND when the activation temperature (150°C) is reached. The THWN# output returns to a high-impedance state once the temperature falls to the reset temperature (135°C). For use, the THWN# output requires a pull-up resistor, which can be connected to VCIN. THWN# does NOT disable the DrMOS module.




Figure 28. THWN Operation

# **Three-State PWM Input**

The FDMF3030 incorporates a three-state 5V PWM input gate drive design. The three-state gate drive has both logic HIGH level and LOW level, along with a three-state shutdown window. When the PWM input signal enters and remains within the three-state window for a defined hold-off time (t<sub>D\_HOLD-OFF</sub>), both GL and GH are pulled LOW. This enables the gate drive to shut down both high-side and low-side MOSFETs to support features such as phase shedding, which is common on multi-phase voltage regulators.

# **Exiting Three-State Condition**

When exiting a valid three-state condition, the FDMF3030 follows the PWM input command. If the PWM input goes from three-state to LOW, the low-side MOSFET is turned on. If the PWM input goes from three-state to HIGH, the high-side MOSFET is turned on. This is illustrated in Figure 29. The FDMF3030 design allows for short propagation delays when exiting the three-state window (see Electrical Characteristics).

#### **Low-Side Driver**

The low-side driver (GL) is designed to drive a ground-referenced, low-R<sub>DS(ON)</sub>, N-channel MOSFET. The bias for GL is internally connected between the VDRV and CGND pins. When the driver is enabled, the driver's output is 180° out of phase with the PWM input. When the driver is disabled (DISB#=0V), GL is held LOW.

# **High-Side Driver**

The high-side driver (GH) is designed to drive a floating N-channel MOSFET. The bias voltage for the high-side driver is developed by a bootstrap supply circuit consisting of the internal Schottky diode and external bootstrap capacitor (C<sub>BOOT</sub>). During startup, V<sub>SWH</sub> is held at PGND, allowing CBOOT to charge to VDRV through the internal diode. When the PWM input goes HIGH, GH begins to charge the gate of the high-side MOSFET (Q1). During this transition, the charge is removed from C<sub>BOOT</sub> and delivered to the gate of Q1. As Q1 turns on,  $V_{SWH}$  rises to  $V_{IN}$ , forcing the BOOT pin to  $V_{IN} + V_{BOOT}$ , which provides sufficient V<sub>GS</sub> enhancement for Q1. To complete the switching cycle, Q1 is turned off by pulling GH to V<sub>SWH</sub>. C<sub>BOOT</sub> is then recharged to V<sub>DRV</sub> when V<sub>SWH</sub> falls to PGND. GH output is in-phase with the PWM input. The high-side gate is held LOW when the driver is disabled or the PWM signal is held within the three-state window for longer than the three-state hold-off time, to HOLD-OFF.

# **Adaptive Gate Drive Circuit**


The driver IC advanced design ensures minimum MOSFET dead-time, while eliminating potential shoot-through (cross-conduction) currents. It senses the state of the MOSFETs and adjusts the gate drive adaptively to ensure they do not conduct simultaneously. Figure 29 provides the relevant timing waveforms. To prevent overlap during the LOW-to-HIGH switching transition (Q2 off to Q1 on), the adaptive circuitry monitors the voltage at the GL pin. When the PWM signal goes

HIGH, Q2 begins to turn off after a propagation delay ( $t_{PD\_PHGLL}$ ). Once the GL pin is discharged below 1.7V, Q1 begins to turn on after adaptive delay  $t_{D\_DEADON}$ .

To prevent overlap during the HIGH-to-LOW transition (Q1 off to Q2 on), the adaptive circuitry monitors the voltage at the GH-to-PHASE pin pair. When the PWM signal goes LOW, Q1 begins to turn off after a propagation delay ( $t_{PD\_PLGHL}$ ). Once the voltage across GH-to-PHASE falls below 1.7V, Q2 begins to turn on after adaptive delay  $t_{D\_DEADOFF}$ .

t<sub>D. DEADON</sub> = LS V<sub>GS</sub> fall to HS V<sub>GS</sub> rise, LS-comp trip value (~1.7V GL) to 10% HS V<sub>GS</sub>

 $t_{D\_DEADOFF}$  = VSWH fall to LS  $V_{GS}$  rise, SW-comp trip value (~1.7V VSWH) to 10% LS  $V_{GS}$ 



# The propagation delay from external signal (PWM, ZCD\_EN#, etc.) to IC generated signal. Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW) Example (tp\_DPHGIL = PWM going HIGH to LS Vgs (GL) going LOW)

**PWM and 3-StateTiming Diagram** 

Figure 29.

 $\overline{t_{PD\_ZLGLL}}$  = ZCD\_EN# fall to LS V<sub>GS</sub> fall, V<sub>IL\_ZCD\_EN</sub> to 90% LS V<sub>GS</sub>

t<sub>PD\_ZHGLH</sub> = ZCD\_EN# rise to LS V<sub>GS</sub> rise, V<sub>IH\_ZCD\_EN</sub> to 10% LS V<sub>GS</sub>

# Zero Cross Detection Mode (ZCD\_EN#)

The Zero Cross Detection Mode allows for higher converter efficiency when operating in light-load conditions. When ZCD\_EN# is pulled LOW; the low-side MOSFET gate signal pulls LOW when internal circuitry detects positive LS MOSFET drain current, preventing discharge of the output capacitors as the filter inductor current attempts reverse current flow – known as "Diode Emulation" Mode.

When the ZCD\_EN# pin is pulled HIGH, the synchronous buck converter works in Synchronous Mode, which allows for gating of the low-side MOSFET.

When the ZCD\_EN# pin is pulled LOW, the low-side MOSFET is gated off automatically during positive LS MOSFET drain current. If the ZCD\_EN# pin is pulled LOW by the PWM controller to support light-load Power-Saving Mode, FDMF3030 can actively turn off the low-side MOSFET when it detects the zero crossing of the inductor current. The low-side MOSFET turns on when inductor current is positive (LS MOSFET drain current is negative) and turns off when inductor current is negative (LS MOSFET drain current is positive). Zero-crossing detection of the inductor current and low-side MOSFET on and off are automatically performed on a cycle-by-cycle basis. Normally this pin is active LOW. See Figure 30 for timing delays.

Table 2. ZCD\_EN# Logic

DISB#	PWM	ZCD_EN#	GH	GL
0	Х	Х	0	0
1	3-State	X	0	0
1	0	0	0	$0 (I_L < 0), 1 (I_L > 0)^{(4)}$
1	1	0	1	0
1	0	1	0	1
1	1	1	1	0

#### Note:

4. GL = 0, when I<sub>L</sub> < 0 (Inductor current is negative and flowing in to the DrMOS VSWH node). GL = 1 when I<sub>L</sub> > 0 (Inductor current is positive and flowing out of the DrMOS VSWH node).




Figure 30. ZCD\_EN# Timing Diagram

# **Application Information**

# **Supply Capacitor Selection**

For the supply inputs ( $V_{CIN}$ ), a local ceramic bypass capacitor is recommended to reduce noise and to supply the peak current. Use at least a 1 $\mu$ F X7R or X5R capacitor. Keep this capacitor close to the VCIN pin and connect it to the GND plane with vias.

# **Bootstrap Circuit**

The bootstrap circuit uses a charge storage capacitor ( $C_{BOOT}$ ), as shown in Figure 31. A bootstrap capacitance of 100nF X7R or X5R capacitor is usually adequate. A series bootstrap resistor may be needed for specific applications to improve switching noise immunity. The boot resistor may be required when operating above  $15V_{IN}$  and is effective at controlling the high-side MOSFET turn-on slew rate and  $V_{SHW}$  overshoot.  $R_{BOOT}$  values from  $0.5\Omega$  to  $3.0\Omega$  are typically effective in reducing VSWH overshoot.

#### **VCIN Filter**

The VDRV pin provides power to the gate drive of the high-side and low-side power MOSFET. In most cases, it can be connected directly to VCIN, the pin that provides power to the logic section of the driver. For additional noise immunity, an RC filter can be inserted between the VDRV and VCIN pins. Recommended values would be  $10\Omega$  and  $1\mu F$ .

# **Power Loss and Efficiency**

# **Measurement and Calculation**

Refer to Figure 31 for power loss testing method.

Power loss calculations are:

$$P_{IN} = (V_{IN} \times I_{IN}) + (V_{5V} \times I_{5V}) (W)$$
 (1)

$$P_{SW}=V_{SW} \times I_{OUT} (W)$$
 (2)

$$P_{OUT} = V_{OUT} \times I_{OUT} (W)$$
 (3)

$$P_{LOSS\_MODULE} = P_{IN} - P_{SW}(W)$$
 (4)

$$P_{LOSS\_BOARD} = P_{IN} - P_{OUT}(W)$$
 (5)

$$EFFI_{MODULE}=100 \times P_{SW}/P_{IN} (\%)$$
 (6)

$$EFFI_{BOARD}=100 \times P_{OUT}/P_{IN} (\%)$$
 (7)




Figure 31. Circuit Diagram and Power Loss Measurement

# **PCB Layout Guidelines**

Figure 32 and Figure 33 provide an example of a proper layout for the FDMF3030 and critical components. All of the high-current paths; such as VIN, VSWH, VOUT, and GND copper; should be short and wide for low inductance and resistance. This aids in achieving a more stable and evenly distributed current flow, along with enhanced heat radiation and system performance.

# **Recommendations for PCB Designers**

Input ceramic bypass capacitors must be placed close to the VIN and PGND pins. This reduces the high-current power loop inductance and the input current ripple induced by power MOSFET switching operation.

The  $V_{\text{SWH}}$  copper trace serves two purposes. In addition to being the high-frequency current path from the DrMOS package to the output inductor, it serves as a heat sink for the low-side MOSFET in the DrMOS package. The trace should be short and wide enough to present a low-impedance path for the high-frequency, high-current flow between the DrMOS and inductor. The short and wide trace minimizes electrical losses as well as the DrMOS temperature rise. The  $V_{\text{SWH}}$  node is a high-voltage and high-frequency switching node with high noise potential. Care should be taken to minimize coupling to adjacent traces. Since this copper trace acts as a heat sink for the lower MOSFET, balance using the largest area possible to improve DrMOS cooling while maintaining acceptable noise emission.

An output inductor should be located close to the FDMF3030 to minimize the power loss due to the  $V_{\text{SWH}}$  copper trace. Care should also be taken so the inductor dissipation does not heat the DrMOS.

PowerTrench® MOSFETs are used in the output stage and minimize ringing due to fast switching. In most cases, no VSWH snubber is required. If a snubber is used, it should be placed close to the VSWH and PGND pins. The selected resistor and capacitor need to be the proper size for power dissipation.

VCIN, VDRV, and BOOT capacitors should be placed as close as possible to the VCIN-to-CGND, VDRV-to-CGND, and BOOT-to-PHASE pin pairs to ensure clean and stable power. Routing width and length should be considered as well.

Include a trace from the PHASE pin to the VSWH pin to improve noise margin. Keep this trace as short as possible.

The layout should include the option to insert a small-value series boot resistor between the boot capacitor and BOOT pin. The boot-loop size, including  $R_{\text{BOOT}}$  and  $C_{\text{BOOT}}$ , should be as small as possible. The boot resistor

may be required when operating above 15V $_{\text{IN}}$  and is effective at controlling the high-side MOSFET turn-on slew rate and V $_{\text{SHW}}$  overshoot. R $_{\text{BOOT}}$  can improve noise operating margin in synchronous buck designs that may have noise issues due to ground bounce or high positive and negative V $_{\text{SWH}}$  ringing. Inserting a boot resistance lowers the DrMOS efficiency. Efficiency versus noise trade-offs must be considered. R $_{\text{BOOT}}$  values from  $0.5\Omega$  to  $3.0\Omega$  are typically effective in reducing V $_{\text{SWH}}$  overshoot.

The VIN and PGND pins handle large current transients with frequency components greater than 100MHz. If possible, these pins should be connected directly to the VIN and board GND planes. The use of thermal relief traces in series with these pins is discouraged since this adds inductance to the power path. This added inductance in series with either the VIN or PGND pin degrades system noise immunity by increasing positive and negative  $V_{\text{SWH}}$  ringing.

GND pad and PGND pins should be connected to the GND copper plane with multiple vias for stable grounding. Poor grounding can create a noise transient offset voltage level between CGND and PGND. This could lead to faulty operation of the gate driver and MOSFETs and should be avoided.

Ringing at the BOOT pin is most effectively controlled by close placement of the boot capacitor. Do not add an additional BOOT to the PGND capacitor. This may lead to excess current flow through the BOOT diode.

The ZCD\_EN# and DISB# pins have weak internal pullup and pull-down current sources, respectively. These pins should not have any noise filter capacitors. Do not to float these pins unless absolutely necessary.

Use multiple vias on the VIN and VOUT copper areas to interconnect top, inner, and bottom lavers to distribute current flow and heat conduction. Do not put many vias on the VSWH copper to avoid extra parasitic inductance and noise on the switching waveform. As long as efficiency and thermal performance are acceptable, place only one VSWH copper on the top layer and use no vias on the VSWH copper to minimize switch node parasitic noise. Vias should be relatively large and of reasonably low inductance. Critical high-frequency components, such as RBOOT, CBOOT, RC snubber, and bypass capacitors; should be located as close to the respective DrMOS module pins as possible on the top layer of the PCB. If this is not feasible, they can be connected from the backside through a network of lowinductance vias.

# PCB Layout Guidelines (Continued)




Figure 32. PCB Layout Example (Top View)




Figure 33. PCB Layout Example (Bottom View)

#### **Physical Dimensions** В PIN#1 0.10 C **INDICATOR** 6.00 5.80 21 **≅**20 6.00 0.40 2.50 0.65 0.25 1.60 0.10 C 40 2X 10 **TOP VIEW** 0.60 SEE 0.35 0.50 TYF DETAIL 'A' 2.10 LAND PATTERN RECOMMENDATION FRONT VIEW 0.10\(\text{M}\) | C | A | B 4.40±0.10 0.05M C 0.30 30 0.20 (40X) 0.40 00000000 31 20 0.50 PIN #1 INDICATOR 2.40±0.10 (0.70)-0.20 MAY APPEAR AS **OPTIONAL** 1.50±0.10 (40X)0.30 □40 \_d a a a d|b a d d b 0.40 2.00±0.10 2.00±0.10 0.50 NOTES: UNLESS OTHERWISE SPECIFIED (0.20)**BOTTOM VIEW** A) DOES NOT FULLY CONFORM TO JEDEC REGISTRATION MO-220, DATED 1.10 0.90 MAY/2005. B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS DO NOT INCLUDE BURRS 0.10 C OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM. D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994. □ 0.08 C 0.30 0.05 E) DRAWING FILE NAME: PQFN40AREV3 С 0.00 **SEATING PLANE** DETAIL 'A' SCALE: 2:1

Figure 34. 40-Lead, Clipbond PQFN DrMOS, 6.0x6.0mm Package

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

F-PES™ AccuPower™ FRFET<sup>®</sup> Global Power Resource<sup>SM</sup> AX-CAP™\* BitSiC™ GreenBridge™ Green FPS™ Build it Now™ Green FPS™ e-Series™ CorePLUS™

Gmax™ CorePOWER™ GTO™ CROSS VOLT™ IntelliMAX™ CTL™

ISOPLANAR™ Current Transfer Logic™ DEUXPEED® Making Small Speakers Sound Louder

and Better™ Dual Cool™ EcoSPARK® MegaBuck™ EfficientMax™ MICROCOUPLER™ MicroFET\*

MicroPak™ MicroPak2™ Fairchild® Miller Drive™ Fairchild Semiconductor® MotionMax™ FACT Quiet Series™ mWSaver™ FACT OntoHiT™ FAST® OPTOLOGIC<sup>®</sup> FastvCore™ **OPTOPLANAR®** FETBench™

PowerTrench® PowerXS<sup>™</sup>

Programmable Active Droop™ QFET'

QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM® STEALTH™ SuperFET<sup>®</sup> SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™ SYSTEM GENERAL®\*

wer TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®\* μSerDes™

The Power Franchise

LIHC Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XSTM

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FlashWriter®\*

ESRC™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 162