FDMF5821 — Smart Power Stage (SPS) Module with Integrated Temperature Monitor

October 2016



# FDMF5821 – Smart Power Stage (SPS) Module with Integrated Temperature Monitor

### Features

- Ultra-Compact 5 mm x 5 mm PQFN Copper-Clip Package with Flip Chip Low-Side MOSFET
- High Current Handling: 60 A
- 3-State 5 V PWM Input Gate Driver
- Dynamic Resistance Mode for Low-Side Drive (LDRV) Slows Low-Side MOSFET during Negative Inductor Current Switching
- Auto DCM (Low-Side Gate Turn Off) Using ZCD# Input
- Thermal Monitor for Module Temperature Reporting
- Programmable Thermal Shutdown (P\_THDN)
- HS-Short Detect Fault# / Shutdown
- Dual Mode Enable / Fault# Pin
- Internal Pull-Up and Pull-Down for ZCD# and EN Inputs, respectively
- ON's PowerTrench<sup>®</sup> MOSFETs for Clean Voltage Waveforms and Reduced Ringing
- ON's SyncFET<sup>™</sup> Technology (Integrated Schottky Diode) in Low-Side MOSFET
- Integrated Bootstrap Schottky Diode
- Optimized / Extremely Short Dead-Times
- Under-Voltage Lockout (UVLO) on VCC
- Optimized for Switching Frequencies up to 1.5 MHz
- PWM Minimum Controllable On-Time: 30 ns
- Low Shutdown Current: < 3 μA</p>
- Optimized FET Pair for Highest Efficiency: 10 ~ 15% Duty Cycle
- Operating Junction Temperature Range: -40°C to +125°C
- ON's Green Packaging and RoHS Compliance

### Description

The SPS family is ON's next-generation, fully optimized, ultra-compact, integrated MOSFET plus driver power stage solution for high-current, high-frequency, synchronous buck, DC-DC applications. The FDMF5821 integrates a driver IC with a bootstrap Schottky diode, two power MOSFETs, and a thermal monitor into a thermally enhanced, ultra-compact, 5 mm x 5 mm package.

With an integrated approach, the SPS switching power stage is optimized for driver and MOSFET dynamic performance, minimized system inductance, and power MOSFET  $R_{DS(ON)}$ . The SPS family uses Fairchild's high-performance PowerTrench<sup>®</sup> MOSFET technology, which reduces switch ringing, eliminating the need for a snubber circuit in most buck converter applications.


A driver IC with reduced dead times and propagation delays further enhances the performance. A thermal monitor function warns of a potential over-temperature situation. A programmable thermal shutdown function turns off the driver if an over-temperature condition occurs. The FDMF5821 incorporates an Auto-DCM Mode (ZCD#) for improved light-load efficiency. The FDMF5821 also provides a 3-state 5 V PWM input for compatibility with a wide range of PWM controllers.


### Applications

- Servers and Workstations, V-Core and Non-V-Core DC-DC Converters
- Desktop and All-in-One Computers, V-Core and Non-V-Core DC-DC Converters
- High-Performance Gaming Motherboards
- High-Current DC-DC Point-of-Load Converters
- Networking and Telecom Microprocessor Voltage Regulators
- Small Form-Factor Voltage Regulator Modules

### **Ordering Information**

0			
Part Number Current Rating		Package	Top Mark
FDMF5821	60 A	31-Lead, Clip Bond PQFN SPS, 5.0 mm x 5.0 mm Package	5821





### **Pin Definitions**

Pin #	Name	Description	
1	PWM	PWM input to the gate driver IC	
2	ZCD#	Enable input for the ZCD (Auto DCM) comparator	
3	VCC	Power supply input for all analog control functions; this is the "quiet" $V_{CC}$	
4, 32	AGND	Analog ground for analog portions of the IC and for substrate, internally tied to PGND	
5	BOOT	Supply for the high-side MOSFET gate driver. A capacitor from BOOT to PHASE supplies the charge to turn on the N-channel high-side MOSFET	
6	NC	No connect	
7	PHASE	Return connection for the boot capacitor, internally tied to SW node	
8~11	VIN	Power input for the power stage	
12~15, 28	PGND	Power return for the power stage	
16~26	SW	Switching node junction between high-side and low-side MOSFETs; also input to the gate driver SW node comparator and input into the ZCD comparator	
27, 33	GL	Gate Low, Low-side MOSFET gate monitor	
29	PVCC	Power supply input for LS <sup>(1)</sup> gate driver and boot diode	
30	TMON	Temperature monitoring & reporting / programmable thermal shutdown pin	
31	EN / FAULT#	Dual-functionality: enable input to the gate driver IC; FAULT# - internal pull-down obysically pulls this pin LOW upon detection of fault condition (HS <sup>(2)</sup> MOSFET short or TMON signal exceeding 1.5 V)	

### Notes:

LS = Low Side. 1.

2. HS = High Side.

www.onsemi.com

Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A = T_I = 25^{\circ}C$ 

Symbol	P	arameter	Min.	Max.	Unit	
V <sub>CC</sub>	Supply Voltage	Referenced to AGND	-0.3	6.0	V	
PVcc	Drive Voltage	Referenced to AGND	-0.3	6.0	V	
V <sub>EN/FAULT#</sub>	Output Enable / Disable	Referenced to AGND	-0.3	6.0	V	
V <sub>PWM</sub>	PWM Signal Input	Referenced to AGND	-0.3	6.0	V	
V <sub>ZCD#</sub>	ZCD Mode Input	Referenced to AGND	-0.3	6.0	V	
V <sub>GL</sub>	Low Gate Manufacturing Test Pin	Referenced to AGND (DC only)	-0.3	6.0	v	
VGL		Referenced to AGND, AC<20 nS	-3.0	6.0	v	
V <sub>TMON</sub>	Thermal Monitor	Referenced to AGND	-0.3	6.0	V	
V <sub>IN</sub>	Power Input	Referenced to PGND, AGND	-0.3	25.0	V	
M		Referenced to PGND, AGND (DC Only)	-0.3	25.0	N	
VPHASE	V <sub>PHASE</sub> PHASE	Referenced to PGND, AC < 20 ns	-7.0	30.0	V	
14	Curitale Nada Japant	Referenced to PGND, AGND (DC Only)	-0.3	25.0		
Vsw	V <sub>SW</sub> Switch Node Input	Referenced to PGND, AC < 20 ns	-7.0	30.0	V	
M	De statuers Quersta	Referenced to AGND (DC Only)	-0.3	30.0		
VBOOT	Bootstrap Supply	Referenced to AGND, AC < 20 ns	-5.0	35.0	V	
VBOOT-PHASE	Boot to PHASE Voltage	Referenced to PVCC	-0.3	6.0	V	
. (3)	Outrast Ourrant	f <sub>SW</sub> = 300 kHz, V <sub>IN</sub> =12 V, V <sub>OUT</sub> =1.8 V		60		
I <sub>O(AV)</sub> <sup>(3)</sup>	Output Current	$f_{SW}$ = 1 MHz, $V_{IN}$ =12 V, $V_{OUT}$ =1.8 V	55		A	
IFAULT	EN / FAULT# Sink Current		-0.1	7.0	mA	
$\theta_{J-A}$	Junction-to-Ambient Thermal Resi	stance		12.4	°C/W	
$\theta_{J-PCB}$	Junction-to-PCB Thermal Resistar	nce (under ON's SPS Thermal Board)		1.8	°C/W	
TA	Ambient Temperature Range		-40	+125	°C	
TJ	Maximum Junction Temperature			+150	°C	
T <sub>STG</sub>	Storage Temperature Range	e Temperature Range		+150	°C	
ESD	Electrostatic Discharge Protection	Human Body Model, ANSI/ESDA/JEDEC JS-001-2012	3000		V	
		Charged Device Model, JESD22-C101	2500		]	

Note:

3.  $I_{O(AV)}$  is rated with testing ON's SPS evaluation board at  $T_A = 25^{\circ}C$  with natural convection cooling. This rating is limited by the peak SPS temperature,  $T_J = 150^{\circ}C$ , and varies depending on operating conditions and PCB layout. This rating may be changed with different application settings.

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended Operating Conditions are specified to ensure optimal performance to the datasheet specifications. On does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Тур.	Max.	Unit
V <sub>CC</sub>	Control Circuit Supply Voltage	4.5	5.0	5.5	V
PV <sub>CC</sub>	Gate Drive Circuit Supply Voltage	4.5	5.0	5.5	V
V <sub>IN</sub>	Output Stage Supply Voltage		12.0	16.0 <sup>(5)</sup>	V
TJ	Operating Junction Temperature	-40		+125	°C

Notes:

4. 3.0 V  $V_{I\!N}$  is possible according to the application condition.

 Operating at high V<sub>IN</sub> can create excessive AC voltage overshoots on the SW-to-GND and BOOT-to-GND nodes during MOSFET switching transient. For reliable SPS operation, SW to GND and BOOT to GND must remain at or below the Absolute Maximum Ratings in the table above. Typical value is under V<sub>IN</sub>=12 V, V<sub>CC</sub>=PV<sub>CC</sub>=5 V and T<sub>A</sub>=T<sub>J</sub>=+ 25°C unless otherwise noted. Minimum / Maximum values are under V<sub>IN</sub>=12 V, V<sub>CC</sub>=PV<sub>CC</sub>=5 V  $\pm$  10% and T<sub>J</sub>=T<sub>A</sub>=-40 ~ 125°C unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Basic Opera	ation					L
Ι <sub>Q</sub>	Quiescent Current	$I_{Q}=I_{VCC}$ + $I_{PVCC}$ , EN=HIGH, PWM=LOW or HIGH or Float (Non-Switching)			2	mA
I <sub>SHDN</sub>	Shutdown Current	I <sub>SHDN</sub> =I <sub>VCC</sub> + I <sub>PVCC</sub> , EN=GND			3	μA
V <sub>UVLO</sub>	UVLO Threshold	V <sub>CC</sub> Rising	3.5	3.8	4.1	V
V <sub>UVLO_HYST</sub>	UVLO Hysteresis			0.4		V
t <sub>D_POR</sub>	POR Delay to Enable IC	V <sub>CC</sub> UVLO Rising to Internal PWM Enable			20	μs
EN Input						
$V_{\text{IH}_{\text{EN}}}$	High-Level Input Voltage		2.0			V
$V_{\text{IL}_{\text{EN}}}$	Low-Level Input Voltage				0.8	V
$R_{PLD\_EN}$	Pull-Down Resistance			250		kΩ
t <sub>PD_ENL</sub>	EN LOW Propagation Delay	PWM=GND, EN Going LOW to GL Going LOW		25		ns
t <sub>PD_ENH</sub>	EN HIGH Propagation Delay	PWM=GND, EN Going HIGH to GL Going HIGH			20	μs
ZCD# Input	•	•				
VIH_ZCD#	High-Level Input Voltage		2.0			V
VIL_ZCD#	Low-Level Input Voltage				0.8	V
I <sub>PLU_ZCD#</sub>	Pull-Up Current			10		μA
t <sub>PD_ZLGLL</sub>	ZCD# LOW Propagation Delay	PWM=GND, ZCD# Going LOW to GL Going LOW (assume $I_L \leq 0$ )		10		ns
t <sub>PD_ZHGLH</sub>	ZCD# HIGH Propagation Delay	PWM=GND, ZCD# Going HIGH to GL Going HIGH		10		ns
PWM Input	•	·	1		1	
R <sub>UP PWM</sub>	Pull-Up Impedance			10		kΩ
R <sub>DN_PWM</sub>	Pull-Down Impedance	1		10		kΩ
V <sub>IH PWM</sub>	PWM High Level Voltage	Typical Values: T <sub>A</sub> =T <sub>J</sub> =25°C, V <sub>CC</sub> =PV <sub>CC</sub> =5 V,	3.8			V
VTRI_Window	3-State Window	Min. / Max. Values:	1.2		3.1	V
V <sub>IL_PWM</sub>	PWM Low Level Voltage	$T_{A}=T_{J}=-40^{\circ}C$ to 125°C,			0.8	V
t <sub>D HOLD-OFF</sub>	3-State Shut-Off Time	$V_{CC}=PV_{CC}=5 V \pm 10\%$		90	130	ns
V <sub>HIZ_PWM</sub>	3-State Open Voltage		2.1	2.5	2.9	V
	ontrollable On-Time		1		1	
t <sub>MIN_PWM_ON</sub>	PWM Minimum Controllable On- Time	Minimum PWM HIGH Pulse Required for SW Node to Switch from GND to VIN	30			ns
Forced Mini	mum GL HIGH Time		1		1	
t <sub>MIN_GL_HIGH</sub>	Forced Minimum GL HIGH	Minimum GL HIGH Time when LOW V <sub>BOOT-SW</sub> detected and PWM LOW=<100 ns		100		ns
PWM Propa	gation Delays & Dead Times (V		=20 A. <sup>·</sup>	T <sub>A</sub> =25°(	C)	<u>.                                    </u>
t <sub>PD_PHGLL</sub>	PWM HIGH Propagation Delay	PWM Going HIGH to GL Going LOW, $V_{\rm H PWM}$ to 90% GL		15	-	ns
t <sub>PD_PLGHL</sub>	PWM LOW Propagation Delay	PWM Going LOW to $GH^{(6)}$ Going LOW, $V_{IL-PWM}$ to 90% GH		30		ns
t <sub>PD_PHGHH</sub>	PWM HIGH Propagation Delay (ZCD# Held LOW)	PWM Going HIGH to GH Going HIGH, $V_{IH-PWM}$ to 10% GH (ZCD#=LOW, IL=0, Assumes DCM)		10		ns

Continued on the following page...

### **Electrical Characteristics**

Typical value is under V<sub>IN</sub>=12 V, V<sub>CC</sub>=PV<sub>CC</sub>=5 V and T<sub>A</sub>=T<sub>J</sub>=+ 25°C unless otherwise noted. Minimum / Maximum values are under V<sub>IN</sub>=12 V, V<sub>CC</sub>=PV<sub>CC</sub>=5 V ± 10% and T<sub>J</sub>=T<sub>A</sub>=-40 ~ 125°C unless otherwise noted.


Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
t <sub>D_DEADON</sub>	LS Off to HS On Dead Time	GL Going LOW to GH Going HIGH, 10% GL to 10% GH, PWM Transition LOW to HIGH – See Figure 27		10		ns
t <sub>D_DEADOFF</sub>	HS Off to LS On Dead Time	GH Going LOW to GL Going HIGH, 10% GH to 10% GL, PWM Transition HIGH to LOW – See Figure 27		5		ns
t <sub>R_GH_20A</sub>	GH Rise Time under 20 A $I_{\text{OUT}}$	10% GH to 90% GH, I <sub>OUT</sub> =20 A		9		ns
t <sub>F_GH_20A</sub>	GH Fall Time under 20 A IOUT	90% GH to 10% GH, I <sub>OUT</sub> =20 A		9		ns
t <sub>R_GL_20A</sub>	GL Rise Time under 20 A $I_{\text{OUT}}$	10% GL to 90% GL, I <sub>OUT</sub> =20 A		9		ns
t <sub>F_GL_20A</sub>	GL Fall Time under 20 A IOUT	90% GL to 10% GL, I <sub>OUT</sub> =20 A		6		ns
t <sub>PD_TSGHH</sub>	Exiting 3-State Propagation Delay	PWM (from 3-State) Going HIGH to GH Going HIGH, $V_{IH_{PWM}}$ to 10% GH			45	ns
t <sub>PD_TSGLH</sub>	Exiting 3-State Propagation Delay	PWM (from 3-State) Going LOW to GL Going HIGH, $V_{IL_{PWM}}$ to 10% GL			45	ns
High-Side D	river (HDRV, $V_{CC} = PV_{CC} = 5 V$ )					
$R_{\text{SOURCE}_{GH}}$	Output Impedance, Sourcing	Source Current=100 mA		0.68		Ω
$R_{SINK_{GH}}$	Output Impedance, Sinking	Sink Current=100 mA		0.9		Ω
t <sub>R_GH</sub>	GH Rise Time	10% GH to 90% GH, C <sub>LOAD</sub> =1.3 nF		4		ns
$t_{F_{GH}}$	GH Fall Time	90% GH to 10% GH, C <sub>LOAD</sub> =1.3 nF		3		ns
Weak Low-S	ide Driver (LDRV2 Only under	CCM2 Mode Operation, $V_{CC} = PV_{CC} = 5$	V)			
$R_{\text{SOURCE}_GL}$	Output Impedance, Sourcing	Source Current=100 mA		0.82		Ω
I <sub>SOURCE_GL</sub>	Output Sourcing Peak Current	GL=2.5 V		2		Α
$R_{SINK_{GL}}$	Output Impedance, Sinking	Sink Current=100 mA		0.86		Ω
I <sub>SINK_GL</sub>	Output Sinking Peak Current	GL=2.5 V		2		Α
Low-Side Dr	iver (Paralleled LDRV1 + LDR)	/2 under CCM1 Mode Operation, V <sub>CC</sub> =	PVcc =	5 V)		
R <sub>SOURCE_GL</sub>	Output Impedance, Sourcing	Source Current=100 mA		0.47		Ω
I <sub>SOURCE_GL</sub>	Output Sourcing Peak Current	GL=2.5 V		4		Α
$R_{\text{SINK}_{GL}}$	Output Impedance, Sinking	Sink Current=100 mA		0.29		Ω
I <sub>SINK_GL</sub>	Output Sinking Peak Current	GL=2.5 V		7		Α
$t_{R_{GL}}$	GL Rise Time	10% GL to 90% GL, C <sub>LOAD</sub> =7.0 nF		9		ns
$t_{F_{GL}}$	GL Fall Time	90% GL to 10% GL, C <sub>LOAD</sub> =7.0 nF		6		ns
Thermal Mo	nitor Current					
I <sub>TMON_25</sub>	Thermal Monitor Current	T <sub>A</sub> =T <sub>J</sub> =25°C	39.3	40.2	41.0	μA
I <sub>TMON_150</sub>	Thermal Monitor Current	T <sub>A</sub> =T <sub>J</sub> =150°C		58		μA
I <sub>TMON_SLOPE</sub>	Thermal Monitor Current Slope	T <sub>A</sub> =T <sub>J</sub> =25 ~ 150°C		0.144		µA/°C
Programmal	ble Thermal Shutdown					
$V_{ACT\_PTHDN}$	Activation Voltage	$T_A=T_J=125 \sim 150^{\circ}C, R_{TMON}=25 \text{ k}\Omega$	1.39		1.62	V
$R_{PLD\_EN-PTHDN}$	Pull-Down Resistance	$T_A=T_J=25^{\circ}C, I_{PLD_{EN-PTHDN}}=5 \text{ mA}$		30		Ω
Catastrophic	c Fault (SW Monitor)					
V <sub>SW_MON</sub>	SW Monitor Reference Voltage			1.3	2	V
t <sub>D_FAULT</sub>	Propagation Delay to Pull EN / FAULT# Signal = LOW			20		ns
Boot Diode						
V <sub>F</sub>	Forward-Voltage Drop	I <sub>F</sub> =10 mA		0.4		V
V <sub>R</sub>	Breakdown Voltage	I <sub>R</sub> =1 mA	30			V
Note:						L

6. GH = Gate High, internal gate pin of the high-side MOSFET.


6

60

#### **Typical Performance Characteristics** Test Conditions: VIN=12 V, VCC=PVCC=5 V, VOUT=1.8 V, LOUT=250 nH, TA=25°C and natural convection cooling, unless otherwise noted. 65 12 -12Vin, 300kHz 60 11 -12Vin, 500kHz 55 10 -12Vin, 800kHz ₹ 50 Σ 9 -12Vin, 1000kHz Module Output Current, I<sub>oUT</sub> , PL<sub>MOD</sub> $F_{SW} = 300 \text{kHz}$ 45 8 40 7 Power Loss, 35 $F_{SW} = 1000 \text{kHz}$ 6 30 5 25 4 20 Module | 3 15 2 10 1 5 $V_{\text{IN}}$ = 12V, PV\_{\text{CC}} & V\_{\text{CC}} = 5V, $V_{\text{OUT}}$ = 1.8V 0 0 5 10 0 15 125 150 0 25 50 75 100 Module Output Current, IouT [A] PCB Temperature, T<sub>PCB</sub> [°C] Figure 4. Safe Operating Area Figure 5. Power Loss vs. Output Current 1.5 1.12 $V_{IN}$ = 12V, $PV_{CC}$ & $V_{CC}$ = 5V, $V_{OUT}$ = 1.8V, $I_{OUT}$ = 30A $PV_{CC} \& V_{VCC} = 5V, V_{OUT} = 1.8V, F_{SW} = 500 kHz, I_{OUT} = 30A$ 1.10 1.4 Power Loss










Figure 7. Power Loss vs. Input Voltage

10

12

Module Input Voltage, VIN [V]

14

16

18

20 25 30 35 40 45 50 55

1.08

1.06

1.04 1.02

1.00 0.98

0.96

4

6

8

Normalized Module

 $PV_{CC} \& V_{CC} = 5V, V_{OUT} = 1.8V$ 





Figure 9. Power Loss vs. Output Voltage


© 2016 Semiconductor Components Industries, LLC FDMF5821 • Rev. 1.0


### Typical Performance Characteristics


Test Conditions:  $V_{IN}$ =12 V,  $V_{CC}$ =P $V_{CC}$ =5 V,  $V_{OUT}$ =1.8 V,  $L_{OUT}$ =250 nH,  $T_A$ =25°C and natural convection cooling, unless otherwise noted.


0.07


























### **Typical Performance Characteristics**


Test Conditions:  $V_{IN}$ =12 V,  $V_{CC}$ =PV<sub>CC</sub>=5 V,  $V_{OUT}$ =1.8 V,  $L_{OUT}$ =250 nH,  $T_A$ =25°C and natural convection cooling, unless otherwise noted.



















Figure 19. ZCD# Pull-Up Current vs. Temperature





Figure 21. EN Threshold vs. Temperature

FDMF5821 — Smart Power Stage (SPS) Module with Integrated Temperature Monitor

### **Typical Performance Characteristics**

Test Conditions:  $V_{IN}$ =12 V,  $V_{CC}$ =P $V_{CC}$ =5 V,  $V_{OUT}$ =1.8 V,  $L_{OUT}$ =250 nH,  $T_A$ =25°C and natural convection cooling, unless otherwise noted.








Figure 24. Driver Shutdown Current vs. Temperature




Figure 23. Boot Diode Forward Voltage vs. Temperature




Figure 25. Driver Quiescent Current vs. Temperature

### **Functional Description**

The SPS FDMF5821 is a driver-plus-MOSFET module optimized for the synchronous buck converter topology. A PWM input signal is required to properly drive the high-side and the low-side MOSFETs. The part is capable of driving speed up to 1.5 MHz.

### Power-On Reset (POR)

The PWM input stage should incorporate a POR feature to ensure both LDRV and HDRV are forced inactive (LDRV = HDRV = 0) until UVLO >  $\sim 3.8$  V (rising threshold). After all gate drive blocks are fully powered on and have finished the startup sequence, the internal driver IC EN\_PWM signal is released HIGH, enabling the driver outputs. Once the driver POR has finished (<20 µs maximum), the driver follows the state of the PWM signal (it is assumed that at startup the controller is either in a high-impedance state or forcing the PWM signal to be within the driver 3-state window).


Three conditions below must be supported for normal startup / power-up.

- V<sub>CC</sub> rises to 5 V, then EN goes HIGH;
- EN pin is tied to the VCC pin;
- EN is commanded HIGH prior to 5 V V<sub>CC</sub> reaching the UVLO rising threshold.

The POR method is to increase the  $V_{CC}$  over than UVLO > rising threshold and EN = HIGH.

### **Under-Voltage Lockout (UVLO)**

UVLO is performed on  $V_{CC}$  only, not on  $PV_{CC}$  or  $V_{IN}$ . When the EN is set HIGH and  $V_{CC}$  is rising over the UVLO threshold level (3.8 V), the part starts switching operation after a maximum 20 µs POR delay. The delay is implemented to ensure the internal circuitry is biased, stable, and ready to operate. Two VCC pins are provided: PVCC and VCC. The gate driver circuitry is powered from the PVCC rail. The user connects PVCC to VCC through a low-pass R-C filter. This provides a filtered 5 V bias to the analog circuitry on the IC.



### EN / FAULT# (Enable / Fault Flag)

The driver can be disabled by pulling the EN / FAULT# pin LOW (EN <  $V_{IL\_EN}$ ), which holds both GL and GH LOW regardless of the PWM input state. The driver can be enabled by raising the EN / FAULT# pin voltage HIGH (EN >  $V_{IH\_EN}$ ). The driver IC has less than 3 µA shutdown current when it is disabled. Once the driver is re-enabled, it takes a maximum of 20 µs startup time.

EN / FAULT# pin is an open-drain output for fault flag with an internal 250 k $\Omega$  pull-down resistor. Logic HIGH signal from PWM controller or a ~ 10 k $\Omega$  external pull-up resistor from EN / FAULT# pin to VCC is required to start driver operation.

Table 1.	UVLO	and	Enable	Logic
	0120	ana	Enable	Logio

UVLO	EN	Driver State
0	Х	Disabled (GH & GL = 0)
1	0	Disabled (GH & GL = 0)
1	1	Enabled (see Table 2)
1	Open	Disabled (GH & GL = 0)

The EN / FAULT# pin has two functions: enabling / disabling driver and fault flag. The fault flag signal is active LOW. When the driver detects a fault condition during operation, it turns on the open-drain on the EN / FAULT# pin and the pin voltage is pulled LOW. The fault conditions are:

- High-side MOSFET false turn-on or VIN ~ SW short during low-side MOSFET turn on;
- P-THDN by exceeding 1.5 V on TMON pin.


When the driver detects a fault condition and disables itself, a POR event on VCC is required to restart the driver operation.

### **3-State PWM Input**

The FDMF5821 incorporates a 3-state 5 V PWM input gate drive design. The 3-state gate drive has both logic HIGH and LOW levels, along with a 3-state shutdown window. When the PWM input signal enters and remains within the 3-state window for a defined hold-off time ( $t_{D_{-HOLD-OFF}}$ ), both GL and GH are pulled LOW. This feature enables the gate drive to shut down both the high-side and the low-side MOSFETs to support features such as phase shedding, a common feature on multi-phase voltage regulators.

Table 2. EN / PWM / 3-State / ZCD# Logic States

				-
EN	PWM	ZCD#	GH	GL
0	Х	Х	0	0
1	3-State	Х	0	0
1	0	0	0	1 (IL > 0), 0 (IL < 0)
1	1	0	1	0
1	0	1	0	1
1	1	1	1	0





### Notes:

- The timing diagram in Figure 28 assumes very slow ramp on PWM. 7.
- Slow ramp of PWM implies the PWM signal remains within the 3-state window for a time >>> tp HOLD-OFF. 8.
- $V_{TRI_HI}$  = PWM trip level to enter 3-state on PWM falling edge. 9.

VIH PWM

PWM

GL

**GH-PHASE** 

BOOT-GND

SW

 $t_{FALL_{GL}} = 90\%$  GL to 10% GL

t<sub>RISE\_GL</sub> = 10% GL to 90% GL

t<sub>PD\_PHGLL</sub> , t<sub>FALL\_GL</sub>

V<sub>IH\_PWM</sub><sup>(11)</sup>

V<sub>TRI\_HI</sub> V<sub>TRI\_LO</sub><sup>(10)</sup>

VIL\_PWM PWM

GH-PHASE

(internal)

- 10.  $V_{TRI_LO}$  = PWM trip level to enter 3-state on PWM rising edge.
- 11. VIH\_PWM = PWM trip level to exit 3-state on PWM rising edge and enter the PWM HIGH logic state.
- 12. VIL PWM = PWM trip level to exit 3-state on PWM falling edge and enter the PWM LOW logic state.

### **Power Sequence**

SPS FDMF5821 requires four (4) input signals to conduct normal switching operation:  $V_{IN}$ ,  $V_{CC}$  /  $PV_{CC}$ , PWM, and EN. PWM should not be applied before  $V_{CC}$  and the amplitude of PWM should not be higher than  $V_{CC}$ . All other combinations of their power sequences are allowed. The below example of a power sequence is for a reference application design:

- From no input signals
  - -> V<sub>IN</sub> On: Typical 12 V<sub>DC</sub>
  - -> V<sub>CC</sub> / PV<sub>CC</sub> On: Typical 5 V<sub>DC</sub>
  - -> EN HIGH: Typical 5 V<sub>DC</sub>
  - -> PWM Signaling: 5 V HIGH / 0 V LOW

The VIN pins are tied to the system main DC power rail. PVCC and VCC pins are tied together to supply gate driving and logic circuit powers from the system  $V_{CC}$  rail. Or the PVCC pin can be directly tied to the system  $V_{CC}$  rail, and the VCC pin is powered by PVCC pin through a filter resistor located between PVCC pin and VCC pin. The filter resistor reduces switching noise impact from PV<sub>CC</sub> to V<sub>CC</sub>.

The EN pin can be tied to the  $V_{CC}$  rail with an external pull-up resistor and it will maintain HIGH once the  $V_{CC}$  rail turns on. Or the EN pin can be directly tied to the PWM controller for other purposes.

### **High-Side Driver**

The high-side driver (HDRV) is designed to drive a floating N-channel MOSFET (Q1). The bias voltage for the high-side driver is developed by a bootstrap supply circuit, consisting of the internal Schottky diode and external bootstrap capacitor (C<sub>BOOT</sub>). During startup, the SW node is held at PGND, allowing CBOOT to charge to PVCC through the internal bootstrap diode. When the PWM input goes HIGH, HDRV begins to charge the gate of the high-side MOSFET (internal GH pin). During this transition, the charge is removed from the C<sub>BOOT</sub> and delivered to the gate of Q1. As Q1 turns on, SW rises to V<sub>IN</sub>, forcing the BOOT pin to V<sub>IN</sub> + V<sub>BOOT</sub>, which provides sufficient V<sub>GS</sub> enhancement for Q1. To complete the switching cycle, Q1 is turned off by pulling HDRV to SW. C<sub>BOOT</sub> is then recharged to PVCC when the SW falls to PGND. HDRV output is in phase with the PWM input. The high-side gate is held LOW when the driver is disabled or the PWM signal is held within the 3-state window for longer than the 3-state hold-off time, t<sub>D\_HOLD-OFF</sub>.

### Low-Side Driver

The low-side driver (LDRV) is designed to drive the gate-source of a ground-referenced low  $R_{DS(ON)}$ , N-channel MOSFET (Q2). The bias for LDRV is internally connected between the PVCC and AGND. When the driver is enabled, the driver output is 180° out of phase with the PWM input. When the driver is disabled (EN = 0 V), LDRV is held LOW.

### Continuous Current Mode 2 (CCM2) Operation

A main feature of the low-side driver design in SPS FMDF5821DC is the ability to control the part of the low-side gate driver upon detection of negative inductor current, called CCM2 operation. This is accomplished by using the ZCD comparator signal.

The primary reason for scaling back on the drive strength is to limit the peak  $V_{DS}$  stress when the low-side MOSFET hard-switches inductor current. This peak  $V_{DS}$  stress has been an issue with applications with large amounts of load transient and fast and wide output voltage regulation.

The MOSFET gate driver in SPS FDMF5821 operates in one of three modes, described below.

# Continuous Current Mode 1 (CCM1) with Positive Inductor Current

In this mode, inductor current is always flowing towards the output capacitor, typical of a heavily loaded power stage. The high-side MOSFET turns on with the low-side body diode conducting inductor current and SW is approximately a  $V_F$  below ground, meaning hard-switched turn-on and turn-off of the high-side MOSFET.

#### **Discontinuous Current Mode (DCM)**

Typical of lightly loaded power stage; the high-side MOSFET turns on with zero inductor current, ramps the inductor current, then returns to zero every switching cycle. When the high-side MOSFET turns on under DCM operation, the SW node may be at any voltage from a  $V_F$  below ground to a  $V_F$  above  $V_{IN}$ . This is because after the low-side MOSFET turns off, the SW node capacitance resonates with the inductor current.

The level shifter in driver IC should be able to turn on the high-side MOSFET regardless of the SW node voltage. In this case, the high-side MOSFET turns off a positive current.

During this mode, both LDRV1 and LDRV2 operate in parallel and the low-side gate driver pull-up and pull-down resistors are operating at full strength.

### Continuous Current Mode 2 (CCM2) with Negative Inductor Current

This mode is typical in a synchronous buck converter pulling energy from the output capacitors and delivering the energy to the input capacitors (Boost Mode). In this mode, the inductor current is negative (meaning towards the MOSFETs) when the low-side MOSFET is turned off (may be negative when the high-side MOSFET turns on as well). This situation causes the low-side MOSFET to hard switch while the high-side MOSFET acts as a synchronous rectifier (temporarily operated in synchronous Boost Mode).

During this mode, only the "weak" LDRV2 is used for low-side MOSFET turn-on and turn-off. The intention is to slow down the low-side MOSFET switching speed when it is hard switching to reduce peak  $V_{\text{DS}}$  stress.

### Dead-Times in CCM1 / DCM / CCM2

The driver IC design ensures minimum MOSFET dead times, while eliminating potential shoot-through (cross-conduction) currents. To ensure optimal module efficiency, body diode conduction times must be reduced to the low nano-second range during CCM1 and DCM operation. CCM2 alters the gate drive impedance while operating the power MOSFETs in a different mode versus CCM1 / DCM. Altered dead-time operation must be considered.

## Low-Side MOSFET Off to High-Side MOSFET On Dead Time in CCM1 / DCM

To prevent overlap during the low-side MOSFET off to high-side MOSFET on switching transition, adaptive circuitry monitors the voltage at the GL pin. When the PWM signal goes HIGH, GL goes LOW after a propagation delay ( $t_{PD_PHGLL}$ ). Once the GL pin is discharged below ~ 1 – 2 V, GH is pulled HIGH after an adaptive delay,  $t_{D_DEADON}$ .

Some situations where the ZCD# rising-edge signal leads the PWM rising edge by tens of nanoseconds, can cause GH and GL overlap. This event can occur when the PWM controller sends PWM and ZCD# signals that lead, lag, or are synchronized. To avoid this phenomenon, a secondary fixed propagation delay ( $t_{FD_ON1}$ ) is added to ensure there is always a minimum delay between low-side MOSFET off to high-side MOSFET on.

# Low-Side MOSFET Off to High-Side MOSFET On Dead Time in CCM2


As noted in the CCM2 Operation section, the low-side driver strength is scale-able upon detection of CCM2. CCM2 feature slows the charge and discharge of the low-side MOSFET gate to minimize peak switching voltage overshoots during low-side MOSFET hardswitching (negative inductor current). To avoid crossconduction, the slowing of the low-side gate also requires an adjustment (increase) of the dead time between low-side MOSFET off to high-side MOSFET on. A fairly long fixed dead time ( $t_{FD_ON2}$ ) is implemented to ensure there is no cross conduction during this CCM2 operation.

# High-Side MOSFET Off to Low-Side MOSFET On Dead Time in CCM1 / DCM

To get very short dead time during high-side MOSFET off to low-side MOSFET on transition, a fixed-dead-time method is implemented in the SPS gate driver. The fixed-dead-time circuitry monitors the internal HS signal and adds a fixed delay long enough to gate on GL after a desired  $t_{D\_DEADOFF}$  (~ 5 ns,  $t_{D\_DEADOFF}$  =  $t_{FD\_OFF1}$ ), regardless of SW node state.

### **Exiting 3-State Condition**

When exiting a valid 3-state condition, the gate driver of the FDMF5821 follows the PWM input command. If the PWM input goes from 3-state to LOW, the low-side MOSFET is turned on. If the PWM input goes from 3state to HIGH, the high-side MOSFET is turned on. This is illustrated in Figure 29 below.




### Exiting 3-State with Low BOOT-SW Voltage


The SPS module is used in multi-phase VR topologies requiring the module to wait in 3-state condition for an indefinite time. These long idle times can bleed the boot capacitor down until eventual clamping occurs based on PV<sub>CC</sub> and V<sub>OUT</sub>. Low BOOT-SW can cause increased propagation delays in the level-shift circuit as well as all HDRV floating circuitry, which is biased from the BOOT-SW rail. Another issue with a depleted BOOT-SW capacitor voltage is the voltage applied to the HS MOSFET gate during turn-on. A low BOOT-SW voltage results in a very weak HS gate drive, hence, much larger HS  $R_{\rm DS(ON)}$  and increased risk for unreliable operation since the HS MOSFET may not turn-on if BOOT-SW falls too low.

To address this issue, the SPS monitors for a low BOOT-SW voltage when the module is in 3-state condition. When the module exits 3-state condition with a low BOOT-SW voltage, a 100 ns minimum GL on time is output regardless of the PWM input. This ensures the boot capacitor is adequately charged to a safe operating level and has minimal impact on transient response of the system. Scenarios of exiting 3-state condition are listed below.

- If the part exits 3-state with a low BOOT-SW voltage condition and the controller commands PWM=HIGH, the SPS outputs a 100 ns GL pulse and follows the PWM=HIGH command (see Figure 30).
- If the part exits 3-state with a low BOOT-SW voltage condition and the controller commands PWM=LOW for 100 ns or more, the SPS follows the PWM input. If PWM=LOW for less than 100 ns, GL remains on for 100 ns then follows the PWM input (see Figure 31 and Figure 32).
- If no low BOOT-SW condition is detected, the SPS follows the PWM command when exiting 3-state (see Figure 33).

The SPS momentarily stays in an adaptive dead time mode when exiting 3-state condition or at initial powerup. This adaptive dead time mode lasts for no more than two (2) consecutive switching cycles, giving the boot capacitor ample time to recharge to a safe level. The module switches back to fixed dead time control for maximum efficiency.












Figure 31. Low BOOT-SW Voltage Detected and PWM from 3-State to LOW for more than 100 ns







Low BOOT-SW voltage NOT detected



### Zero Cross Detect (ZCD) Operation

The ZCD control block houses the circuitry that determines when the inductor current reverses direction and controls when to turn off the low-side MOSFET. A low offset comparator monitors the SW-to-PGND voltage of the low-side MOSFET during the LS MOSFET on-time. When the sensed voltage switches polarity from negative to positive, the comparator changes state and reverse current has been detected. This comparator offset must sense the negative  $V_{SW}$ 

within a 0.5 mV worst-case range. The negative offset is to ensure the inductor current never reverses; some small body-diode conduction is preferable to having negative current.

The comparator is switched on after the rising edge of the low-side gate drive and turned off by the signal at the input to the low-side gate driver. In this way, the zero-current comparator is connected with a breakbefore-make connection, allowing the comparator to be designed with low-voltage transistors.




Figure 34. ZCD# & PWM Timing Diagram

### **Temperature Monitor (TMON)**

The FDMF5821 provides a temperature monitor (TMON) to warn of over-temperature conditions. The gate driver uses the TMON pin to source an analog current proportional to absolute temperature (PTAT). It is expected that the analog current will be used with a properly chosen external resistor to AGND to develop a voltage across TMON ( $V_{TMON}$ ) proportional to the temperature. A filter capacitance may be needed to minimize noise spikes in the analog current,  $I_{TMON}$ . Noise spikes are generated from power MOSFET switching dv / dt and di / dt coupling back into the driver VCC pin.

The TMON pin needs a pull-down resistor (R<sub>TMON</sub>) and filter capacitor (C<sub>TMON</sub>) to AGND. With 25 k $\Omega$  R<sub>TMON</sub> and 0.1 µF C<sub>TMON</sub>, the TMON voltage is around 1 V at 25°C of gate driver T<sub>J</sub>, and 1.5 V when the driver temperature reaches 150°C. The V<sub>TMON</sub> signal can be connected to PWM controller or MCU in system to indicate the thermal status of the gate driver. Figure 35 shows gate

driver temperature versus TMON pin voltage with 25 k $\Omega$  R\_{TMON} and 0.1  $\mu F$  C\_{TMON}.




Figure 55. Gale Driver 1 J vs. VTMON

The TMON voltage is defined by following equation:

$$V_{\text{TMON}} [\text{mV}] = I_{\text{TMON}} [\mu\text{A}] \times R_{\text{TMON}} [k\Omega]$$
$$= \left(\frac{18 \,\mu\text{A}}{125 \,^{\circ}\text{C}} \times \text{Driver } T_{\text{J}} \,^{\circ}\text{C} + 36.4 \,\mu\text{A}\right) \qquad (1)$$
$$\times R_{\text{TMON}} [k\Omega]$$

### Programmable Thermal Shutdown (P-THDN)

When the TMON pin voltage exceeds 1.5 V, the internal comparator shuts down the driver (EN pin goes LOW). The programmable thermal shutdown temperature range can be adjusted by  $R_{TMON}$  so that the shutdown temperature can be customized. The equation below shows the relationship between  $R_{TMON}$  value in design and desirable thermal shutdown temperature.

 $R_{TMON}$  [k $\Omega$ ]

$$= \left(\frac{125 \ ^{\circ}\text{C}}{\text{P} - \text{THDN Temperature } \ ^{\circ}\text{C} + 253 \ ^{\circ}\text{C}}\right)$$
(2)  
× 83.3 kΩ

Figure 36 shows the relationship between  $R_{TMON}$  and P-THDN temperature. Increasing the  $R_{TMON}$  value results in a lower P-THDN temperature. The system designer can define the shutdown temperature of FDMF5821 based on the system thermal design.

The P-THDN is a latch-off shutdown, so the (POR) on VCC is needs to re-enable the gate driver. If not using TMON / P-THDN features, tie the TMON pin to AGND.




Figure 36. R<sub>TMON</sub> vs. P-THDN Temperature

### **Catastrophic Fault**

SPS FDMF5821 includes a catastrophic fault feature. If a HS MOSFET short is detected, the driver internally pulls the EN / FAULT# pin LOW and shuts down the SPS driver. The intention is to implement a basic circuit to test the HS MOSFET short by monitoring LDRV and the state of SW node.

If a HS short fault is detected, the SPS module clocks the fault latch shutting down the module. The module requires a VCC POR event to restart.




Figure 37. Catastrophic Fault Waveform

### **Application Information**

### **Decoupling Capacitor for PVCC & VCC**

For the supply inputs (PVCC and VCC pins), local decoupling capacitors are required to supply the peak driving current and to reduce noise during switching operation. Use at least  $0.68 \sim 1 \mu F / 0402 \sim 0603 / X5R \sim X7R$  multi-layer ceramic capacitors for both power rails. Keep these capacitors close to the PVCC and VCC pins and PGND and AGND copper planes. If they need to be located on the bottom side of board, put through-hole vias on each pads of the decoupling capacitors to connect the capacitor pads on bottom with PVCC and VCC pins on top.

The supply voltage range on PVCC and VCC is 4.5 V  $\sim$  5.5 V, typically 5 V for normal applications.

### **R-C Filter on VCC**

The PVCC pin provides power to the gate drive of the high-side and low-side power MOSFETs. In most cases, PVCC can be connected directly to VCC, which is the pin that provides power to the analog and logic blocks of the driver. To avoid switching noise injection from PVCC into VCC, a filter resistor can be inserted between PVCC and VCC decoupling capacitors.

Recommended filter resistor value range is 0 ~ 10  $\Omega$ , typically 0  $\Omega$  for most applications.

### **Bootstrap Circuit**

The bootstrap circuit uses a charge storage capacitor (C<sub>BOOT</sub>). A bootstrap capacitor of 0.1 ~ 0.22 µF / 0402 ~ 0603 / X5R ~ X7R is usually appropriate for most switching applications. A series bootstrap resistor may be needed for specific applications to lower high-side MOSFET switching speed. The boot resistor is required when the SPS is switching above 15 V V<sub>IN</sub>; when it is effective at controlling V<sub>SW</sub> overshoot. R<sub>BOOT</sub> value from zero to 6  $\Omega$  is typically recommended to reduce excessive voltage spike and ringing on the SW node. A higher R<sub>BOOT</sub> value can cause lower efficiency due to high switching loss of high-side MOSFET.

Do not add a capacitor or resistor between the BOOT pin and GND.

### EN / FAULT# (Input / Output)

The driver in SPS is enabled by pulling the EN pin HIGH. The EN pin has internal 250 k $\Omega$  pull-down resistor, so it needs to be pulled-up to V<sub>CC</sub> with an external resistor or connected to the controller or system to follow up the command from them. If the EN pin is floated, it cannot turn on the driver.

The fault flag LOW signal is asserted on the EN / FAULT# pin when the driver temperature reaches P-THDN temperature or a high-side MOSFET fault occurs. Then the driver shuts down.

The typical pull-up resistor value on EN  $\sim$  VCC is 10 k $\Omega.$  Do not add a noise filter capacitor on the EN pin.

### **PWM (Input)**

The PWM pin recognizes three different logic levels from PWM controller: HIGH, LOW, and 3-state. When the PWM pin receives a HIGH command, the gate driver turns on the high-side MOSFET. When the PWM pin receives a LOW command, the gate driver turns on the low-side MOSFET. When the PWM pin receives a voltage signal inside of the 3-state window ( $V_{TRI_Window}$ ) and exceeds the 3-state hold-off time, the gate driver turns off both high-side and low-side MOSFETs. To recognize the high-impedance 3-state signal from the controller, the PWM pin has an internal resistor divider from VCC to PWM to AGND. The resistor divider sets a voltage level on the PWM pin inside the 3-state window when the PWM signal from the controller is high-impedance.

### ZCD# (Input)

When the ZCD# pin sets HIGH, the ZCD function is disabled and high-side and low-side MOSFETs switch in CCM (or FCCM, Forced CCM) by PWM signal. When the ZCD# pin is LOW, the low-side MOSFET turns off when the SPS driver detects negative inductor current during the low-side MOSFET turn-on period. This ZCD feature allows higher converter efficiency under light-load condition and PFM / DCM operation.

The ZCD# pin has an internal current source from VCC, so it may not need an external pull-up resistor. Once  $V_{CC}$  is supplied and the driver is enabled, the ZCD# pin holds logic HIGH without external components and the driver operates switching in CCM or FCCM. The ZCD# pin can be grounded for automatic diode emulation in DCM by the SPS itself, or it can be connected to the controller or system to follow the command from them.


The typical pull-up resistor value on ZCD# ~ VCC is 10 k $\Omega$  for stable ZCD# HIGH level. If not using the ZCD feature, tie the ZCD# pin to VCC with a pull-up resistor. Do not add any noise filter capacitor on the ZCD# pin.

### TMON (Output) / P-THDN

During normal operation (no fault detected), the TMON pin sources an analog current proportional to the absolute temperature of the gate driver. With 25 k $\Omega$  R<sub>TMON</sub> and 0.1 µF C<sub>TMON</sub> on TMON pin to AGND, it outputs 1 V at 25°C driver T<sub>J</sub> and 1.5 V at 150°C driver T<sub>J</sub>. The C<sub>TMON</sub> is a filter capacitor to minimize switching noise injection onto the TMON pin. The TMON pin can be connected to a PWM controller or system controller and used to monitor the SPS module temperature.

If the TMON pin voltage exceeds 1.5 V with  $25 \text{ k}\Omega$  R<sub>TMON</sub>, the driver temperature is over  $150^{\circ}$ C and the driver is shut down by the P-THDN feature. The  $150^{\circ}$ C thermal shutdown temperature can be adjusted by the R<sub>TMON</sub> value to define the THDN temperature for the application. *Refer to the P-THDN section to define thermal shutdown temperature and R<sub>TMON</sub> value.* 

If not using the TMON / P-THDN features, tie the TMON pin to GND.



### **PCB Layout Guideline**

Figure 39 through Figure 42 provide examples of singlephase and multi-phase layouts for the FDMF5821 and critical components. All of the high-current paths; such as VIN, SW, VOUT, and GND coppers; should be short and wide for low parasitic inductance and resistance. This helps achieve a more stable and evenly distributed current flow, along with enhanced heat radiation and system performance.

Input ceramic bypass capacitors must be close to the VIN and PGND pins. This reduces the high-current power loop inductance and the input current ripple induced by the power MOSFET switching operation.

The SW copper trace serves two purposes. In addition to being the high-frequency current path from the SPS package to the output inductor, it serves as a heat sink for the low-side MOSFET. The trace should be short and wide enough to present a low-impedance path for the high-frequency, high-current flow between the SPS and the inductor. The short and wide trace minimizes electrical losses and SPS temperature rise. The SW node is a high-voltage and high-frequency switching node with high noise potential. Care should be taken to minimize coupling to adjacent traces. Since this copper trace acts as a heat sink for the low-side MOSFET, balance using the largest area possible to improve SPS cooling while maintaining acceptable noise emission.

An output inductor should be located close to the FDMF5821 to minimize the power loss due to the SW copper trace. Care should also be taken so the inductor dissipation does not heat the SPS.

PowerTrench<sup>®</sup> MOSFETs are used in the output stage and are effective at minimizing ringing due to fast switching. In most cases, no RC snubber on SW node is required. If a snubber is used, it should be placed close to the SW and PGND pins. The resistor and capacitor of the snubber must be sized properly to not generate excessive heating due to high power dissipation.

Decoupling capacitors on PVCC, VCC, and BOOT capacitors should be placed as close as possible to the PVCC ~ PGND, VCC ~ AGND, and BOOT ~ PHASE pin pairs to ensure clean and stable power supply. Their routing traces should be wide and short to minimize parasitic PCB resistance and inductance.

The board layout should include a placeholder for small-value series boot resistor on BOOT ~ PHASE. The boot-loop size, including series  $R_{BOOT}$  and  $C_{BOOT}$ , should be as small as possible.

A boot resistor may be required when the SPS is operating above 15 V V<sub>IN</sub> and it is effective to control the high-side MOSFET turn-on slew rate and SW voltage overshoot. R<sub>BOOT</sub> can improve noise operating margin in synchronous buck designs that may have noise issues due to ground bounce or high positive and negative V<sub>SW</sub> ringing. Inserting a boot resistance lowers the SPS module efficiency. Efficiency versus switching noise must be considered. R<sub>BOOT</sub> values from 0.5  $\Omega$  to 6.0  $\Omega$  are typically effective in reducing V<sub>SW</sub> overshoot.

The VIN and PGND pins handle large current transients with frequency components greater than 100 MHz. If possible, these pins should be connected directly to the VIN and board GND planes. The use of thermal relief traces in series with these pins is not recommended since this adds extra parasitic inductance to the power path. This added inductance in series with either the VIN or PGND pin degrades system noise immunity by increasing positive and negative  $V_{SW}$  ringing.

PGND pad and pins should be connected to the GND copper plane with multiple vias for stable grounding. Poor grounding can create a noisy and transient offset voltage level between PGND and AGND. This could lead to faulty operation of gate driver and MOSFETs.

Ringing at the BOOT pin is most effectively controlled by close placement of the boot capacitor. Do not add any additional capacitors between BOOT to PGND. This may lead to excess current flow through the BOOT diode, causing high power dissipation.

The ZCD# and EN pins have weak internal pull-up and pull-down current sources, respectively. These pins should not have any noise filter capacitors. Do not float these pins unless absolutely necessary.

Put multiple vias on the VIN and VOUT copper areas to interconnect top, inner, and bottom layers to evenly distribute current flow and heat conduction. Do not put too many vias on the SW copper to avoid extra parasitic inductance and noise on the switching waveform. As long as efficiency and thermal performance are acceptable, place only one SW node copper on the top layer and put no vias on the SW copper to minimize switch node parasitic noise. Vias should be relatively large and of reasonably low inductance. Critical highfrequency components; such as RBOOT, CBOOT, RC snubber, and bypass capacitors; should be located as close to the respective SPS module pins as possible on the top layer of the PCB. If this is not feasible, they can be placed on the board bottom side and their pins connected from bottom to top through a network of lowinductance vias.





Figure 39. Single-Phase Board Layout Example – Top View



FDMF5821 • Rev. 1.0










Figure 41. 6-Phase Board Layout Example with 6 mm x 6 mm Inductor – Top View









LAND PATTERN RECOMMENDATION

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC