

FDMF6707B - Extra-Small, High-Performance, High-Frequency DrMOS Module

Benefits

- Ultra-Compact 6x6mm PQFN, 72% Space-Saving Compared to Conventional Discrete Solutions
- Fully Optimized System Efficiency
- Clean Switching Waveforms with Minimal Ringing
- High-Current Handling

Features

- Over 93% Peak-Efficiency
- High-Current Handling of 50 A
- High-Performance PQFN Copper-Clip Packa
- 3-State 3.3 V PWM Input Driver
- Skip-Mode SMOD# (Low-Side Jace 'rn ff) Input
- Thermal Warning Flag for O\ -Tempe ture Condition
- Driver Output Disat Function (בושטום# Piה)
- Internal Proup and "-Do n for SMC.2# and DISB# Inc. Texture.y
- ON Se conductor lowerTreach® Technology

 Ten for an Voltage Waveforms and

 Redu dir ging
- ON Siniconductor SyncFETT (Integrated Litty Dicide) Technology in the Lovi-Side MoSEET
- Integrated Bootstrap Schotley Diode
- Adaptive Gate Drive Timing for Shoot-through Protection
- Under-Voltage Lockout (UVLO)
- Optimized for Sw itching Frequencies up to 1 MHz
- Low -Profile SMD Package
- ON Semiconductor Green Packaging and RoHS Compliant
- Based on the Intel® 4.0 DrMOS Standard

Description

The XSTM DrMOS family is ON arm, inductor's next-generation, fully optimized un-complet, integrated MOSFET plus driver profer stands on for high-current, high-frequent synthms, buck DC-DC applications. The FIMFL is integrated a driver IC, two power MOSFETs, and a bootst in School in diode into a thermally ended, altra compact 6, 6 mm PQFN package.

With interated approach, the complete switching we stay optimized for driver and MOSFET dy mice performance system indicance and power MC TET ROSION. XSTM DrMOS uses ON Semiconductor's high-nert armance. PowerTrench® MOSFET technology which dramatically reduces switch ringing, eliminating the snubble circuit in most buck converter applications.

A new driver IC with reduced dead times and propagation delays further enhances performance. A hermal warning function warns of potential overtemperature situations. FDMF6707B also incorporates features such as Skip Mode (SMOD) for improved lightined efficiency, along with a 3-state 3.3 V PWM input for compatibility with a wide range of PWM controllers.

Applications

- High-Performance Gaming Motherboards
- Compact Blade Servers, V-Core and Non-V-Core DC-DC Converters
- Desktop Computers, V-Core and Non-V-Core DC-DC Converters
- Workstations
- High-Current DC-DC Point-of-Load (POL) Converters
- Networking and Telecom Microprocessor Voltage Regulators
- Small Form-Factor Voltage Regulator Modules

Ordering Information

Part Number	Current Rating	Package	Top Mark
FDMF6707B	50 A	40-Lead, Clipbond PQFN DrMOS, 6.0 mm x 6.0 mm Package	FDMF6707B

Typical Application Circuit




Figure 1. Typical App. ```n ``cui.

DrMOS Block Diagram




Figure 2. DrMOS Block Diagram

Pin Configuration SMOD# VCIN VDRV BOOT 1 2 3 4 5 6 7 8 9 10 14 13 12 11 DISB# 39 DISB# 38 THWN VIN CGND 37 VIN VIN 20 19 18 17 16 15 GL 36 VSWH VSWH **ω** PGND 2 PGND VSWH PGND VSWH 33 VSWH 32 PGND vswh 🖳 PGND 30 29 28 27 26 25 24 23 22 21 Figure 3. **Bottom View**

Pin Definitions

	ı	
Pin #	Name	Description
1	SMOD#	What SiMOD, AIG! the low side driver is the inverse of FWM input. When SMOD#=LOW, the low-side driver is disabled. This pin has a 10 µA internal pull-up current source. Do not add a nate filter capacitor.
2	SIN	bias supply. Minimum 1 pr ceramic capacitor is recommended from this pin to CGND.
	'DR'	F ver for gate driver. Minimum 1 μ.F ceramic capacitor is recommended connected as close as possible from this our to CGND
4	воот	Bootstrap supply input. Provides voltage supply to the high-side MOSFET driver. Connect a bootstrap capacitor from this pin to PHASE.
5, 31 +1	CGIID	IC ground. Ground return for driver IC.
6	GH	For manufacturing test only. This pin must float. It must not be connected to any pin.
C Y	PHASE	Switch rode pin for bootstrap capacitor routing. Electrically shorted to VSWH pin.
8	NC	vc connect. The pin is not electrically connected internally, but can be connected to VIN for convenience.
9 - 14, 42	VIN	Pow er input. Output stage supply voltage.
15, 29 - 35, 43	VSWH	Sw itch node input. Provides return for high-side bootstrapped driver and acts as a sense point for the adaptive shoot-through protection.
16 – 28	PGND	Pow er ground. Output stage ground. Source pin of the low-side MOSFET.
36	GL	For manufacturing test only. This pin must float. It must not be connected to any pin.
38	THWN#	Thermal warning flag, open collector output. When temperature exceeds the trip limit, the output is pulled LOW. THWN# does not disable the module.
39	DISB#	Output disable. When LOW, this pin disables the power MOSFET switching (GH and GL are held LOW). This pin has a 10 μ A internal pull-down current source. Do not add a noise filter capacitor.
40	PWM	PWM signal input. This pin accepts a 3-state 3.3 V PWM signal from the controller.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parar	Min.	Max.	Unit	
	VCIN, VDRV, DISB#, PWM, SMOD#, C	-0.3	6.0		
	VIN to PGND, CGND Pins	-0.3	25.0		
	BOOT, GH to VSWH, PHASE Pins		-0.3	6.0	
	BOOT, PHASE, GH to CGND Pins		-02	25.0	V
	VSWH to CGND/PGND (DC Only)		1.3	5.0	
	VSWH to PGND (< 20 ns)		-6	5.0	25
	BOOT to VDRV			22.0	
I _{THWN} #	THWN# Sink Current		J.1	70	mA
lo(AV) Error!	1	f _{SW} =300 kHz		50	
Reference source not found.	V _{IN} =12V, V _O =1.0V	f _{SW} =1 MH		45	A
θјрсв	Junction-to-PCB Thermal Resistance		-6/	35	°C/W
T _A	Ambient Temperature Range			+125	°C
TJ	Maximum Junction Temperatu			+150	°C
T _{STG}	Storage Temperature Pontage Temperature Pontag			+150	°C
ESD	Electrostatic Dischar Protec n Human Eocy Mode, IES D22-A Charged Device Model, JES D22-A				V

Note:

1. $l_{O(AV)}$ is rated ing | Sem inductor's LinNOS evaluation board at $T_A = 25^{\circ}$ C, with natural convection cooling. This rating s limited | Lin eak DiMCS temperature, $T_J = 150^{\circ}$ C, and varies depending on operating conditions and Γ B | Lin each policy of the condition of the condit

K com ended Operating Conditions

The ommen led Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding their or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{CIN}	Control Circuit Supply Voltage	4.5	5.0	5.5	V
V_{DRV}	Gate Drive Circuit Supply Voltage	4.5	5.0	5.5	V
V _{IN}	Output Stage Supply Voltage ⁽²⁾	3.0	12.0	15.0	V

Note:

2. Operating at high V_{IN} can create excessive AC overshoots on the VSWH-to-GND and BOOT-to-GND nodes during MOSFET switching transients. For reliable DrMOS operation, VSWH-to-GND and BOOT-to-GND must remain at or below the Absolute Maximum Ratings shown in the table above. *Refer to the "Application Information" and "PCB Layout Guidelines" sections of this datasheet for additional information.*

Electrical Characteristics

Typical values are $V_{IN} = 12 \text{ V}$, $V_{CIN} = 5 \text{ V}$, $V_{DRV} = 5 \text{ V}$, and $T_A = +25 ^{\circ}\text{C}$ unless otherwise noted.


Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Basic Oper	ation			1		
lQ	Quiescent Current	IQ=Ivcin+Ivdrv, PWM=LOW or HIGH or Float			2	mA
UVLO	UVLO Threshold	V _{CIN} Rising	2.9	3.1	3.3	V
UVLO_Hyst	UVLO Hysteresis			0.4		V
PWM Input	(VCIN = VDRV = 5 V +/- 10%)			<u>I</u>		
R _{UP_PWM}	Pull-Up Impedance					kΩ
R _{DN_PWM}	Pull-Down Impedance			12		kΩ
V _{IH_PWM}	PWM High Level Voltage		1.88	2.25	2.61	2
V_{TRI_HI}	3-State Upper Threshold		1.84	2,20	2.56	V
V_{TRI_LO}	3-State Low er Threshold		0-	0.95	1.19	V
V_{IL_PWM}	PWM Low Level Voltage		0.62	0.85	1.13	V
t _{D_HOLD-OFF}	3-State Shutoff Time		2	160	200	ns
V_{HiZ_PWM}	3-State Open Voltage		1.40	1.30	1.90	V
PWM Input	(VCIN = VDRV = 5 V ±5%)		~6		(0)	
R _{UP_PWM}	Pull-Up Impedance			26		kΩ
R _{DN_PWM}	Pull-Down Impedance	1000		12		kΩ
V_{IH_PWM}	PWM High Level Voltar	NET OUT	7.00	2.25	2.50	V
V_{TRI_HI}	3-State Upper Thres Id	1/2/10/10/10	1.94	2.20	2.46	V
V_{TRI_LO}	3-State Low es 1	<u> </u>	0.75	0.95	1.15	V
V_{IL_PWM}	PWM Low evel Voltage	CO CO	0.66	0.85	1.09	V
t _{D_HOLD-OFF}	3- are Shu. Tim	20 111 60		160	200	ns
V _{HiZ_PWl}	3 John Voltage	20/2/8	1.45	1.60	1.80	V
DISP" 'npน	No	0.40				
/IH_DISŁ	hLevel Inpui Voltagra	(, < > ,	2			V
DISP	Low-Lovel Input Yoltage	(B)			0.8	V
I _{PL}	Pull-Down Carrent			10		μA
tpd_visb.	Propagation Delay	PWM=GND, Delay Between DISB# from HIGH to LOW to GL from HIGH to LOW		25		ns
tro_DISBH	Propagation Usiay	PWM=GND, Delay Between DISB# from LOW to HIGH to GL from LOW to HIGH		25		ns
SMOD# Inp	ut			1		
V _{IH_SMOD}	High-Level Input Voltage		2			V
V _{IL_SMOD}	Low-Level Input Voltage				0.8	V
l _{PLU}	Pull-Up Current			10		μΑ
t _{PD_SLGLL}	Propagation Delay	PWM=GND, Delay Between SMOD# from HIGH to LOW to GL from HIGH to LOW		10		ns
	Propagation Delay	PWM=GND, Delay Between SMOD# from		10		Ns

Continued on the following page...

Electrical Characteristics

Typical values are V_{IN} = 12 V, V_{CIN} = 5 V, V_{DRV} = 5 V, and T_A = +25°C unless otherwise noted.


Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Thermal Wa	arning Flag					
T _{ACT}	Activation Temperature			150		°C
T _{RST}	Reset Temperature			135		°C
R _{THWN}	Pull-Down Resistance	I _{PLD} =5 mA		30		Ω
250ns Time	out Circuit			•		
t _{D_TIMEOUT}	Timeout Delay	SW=0 V, Delay Between GH from HIGH to LOW and GL from LOW to HIGH		Zi		ns
High-Side [Driver					15
Rsource_gh	Output Impedance, Sourcing	Source Current=100 mA				Ω
R _{SINK_GH}	Output Impedance, Sinking	Sink Current=100 mA		0.8	1	Ω
t _{R_GH}	Rise Time	GH=10% to 90%, CLOAD=1 nF		ő.		ns
t _{F_GH}	Fall Time	GH=90% to 10%, C _L -1.1 =	2	5		ns
t _{D_DEADON}	LS to HS Deadband Time	GL going LOW to 'H & 'ng . 1 V GL to 100 GF.		10		ns
t _{PD_PLGHL}	PWM LOW Propagation Delay	PWM guing W to C going LOW, VILLPV. to 90% H	15	16	30	ns
t _{PD_PHGHH}	PWM HIGH Propagation Delay (SMOD# Held LC	v 7 HIGH: to GF giving HIGH: V PWIV. 7% GP (SMCD# =LOW)	RI	30		ns
t _{PD_} TSGHH	Exiting 3-State Propa ation Delay	Wi. (from 3-5tate, going HGH to GH oing HIGH, Vialeway 10% GH		30		ns
Low-Side D	Driver	10 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	•	•	•	
R _{SOURCE_GL}	Outr 'mpt nce, burcing	Source Current-100 mA.		1		Ω
R _{SINK_GL}	C nut dance, Sinking	Sink Current=100 nA		0.5		Ω
t _R GL	Rise Time	CL=10% to 90% C _{LOAD} =5.9 nF		20		ns
ıF_GL	1 Time	GL=90% to 10%, CLOAD=5.9 nF		13		ns
t _{D_} 4DOF	HS to LS Deadband Time	S'V Joing LOW to GL going HIGH, 12.2 V SW to 10% GL		12		ns
tpd_phguz	FWM-HIGH Popagation Delay	PWM going HIGH to GL going LOW, V _{IH_PWM} to 90% GL		9	25	ns
TPD_TSGLH	Exiting 3-State Propagation Delay	PWM (from 3-State) going LOW to GL going HIGH, V _{IL_PWM} to 10% GL		20		ns
Boot Diode			-	-	-	
VF	Forw ard-Voltage Drop	l⊨=10 mA		0.35		V
V_{R}	Breakdow n Voltage	I _R =1 mA	22			V



PWW Timing Diagram

Typical Performance Characteristics

Test Conditions: $V_{IN}=12 \text{ V}$, $V_{OUT}=1.0 \text{ V}$, $V_{CIN}=5 \text{ V}$, $V_{DRV}=5 \text{ V}$, $L_{OUT}=320 \text{ nH}$, $T_A=25 ^{\circ}\text{C}$, and natural convection cooling, unless otherwise specified.









Figure 6. Safe Operating Area








ure! Power Loss vs. Switching Trequency

Figure 9. Power Loss vs. Input Voltage







Figure 10. Power Loss vs. Driver Supply Voltage

Figure 11. Power Loss vs. Output Voltage

Typical Performance Characteristics (Continued)

Test Conditions: $V_{IN}=12 \text{ V}$, $V_{OUT}=1.0 \text{ V}$, $V_{CN}=5 \text{ V}$, $V_{DRV}=5 \text{ V}$, $V_{DRV}=5 \text{ V}$, $V_{CUT}=320 \text{ nH}$, $V_{A}=25 \text{ °C}$, and natural convection cooling, unless otherwise specified.








Figure 12. Power Loss vs. Output Inductance








Figu. 14. Drive: Supply Current vs. 5rt /er Supply Voltage

Figure 15. Driver Supply Current vs. Output Current







Figure 16. PWM Thresholds vs. Driver Supply Voltage

Figure 17. PWM Thresholds vs. Temperature

Typical Performance Characteristics (Continued)


Test Conditions: $V_{IN}=12 \text{ V}$, $V_{OUT}=1.0 \text{ V}$, $V_{CN}=5 \text{ V}$, $V_{DRV}=5 \text{ V}$, $V_{DRV}=5 \text{ V}$, $V_{CUT}=320 \text{ nH}$, $V_{A}=25 \text{ C}$, and natural convection cooling, unless otherwise specified.



2.0 $V_{CIN} = 5V$ 1.9 3 VIH SMOD $V_{\text{IL_SMOD}}$ 1.3 100 12: -50 0 Driver Jun on Te erature (%C)

Figure 18. SMOD# Thresholds vs. Driver Supply Voltage

Figure 1 COD# resnolds vs. Temperature







Figure 20 Six OD# Pull-Up Current vs. Temperature

Figure 21. Disable Thresholds vs. Driver Supply Voltage






Figure 22. Disable Thresholds vs. Temperature

Figure 23. Disable Pull-Down Current vs. Temperature

Functional Description

The FDMF6707B is a driver-plus-FET module optimized for the synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each part is capable of driving speeds up to 1 MHz.

VCIN and Disable (DISB#)

The VCIN pin is monitored by an under-voltage lockout (UVLO) circuit. When $V_{\rm CIN}$ rises above $\sim\!3.1$ V, the driver is enabled for operation. When $V_{\rm CIN}$ falls below $\sim\!2.7$ V, the driver is disabled (GH, GL=0). The driver can also be disabled by pulling the DISB# pin LOW (DISB# < $V_{\rm IL_DISB}$), which holds both GL and GH LOW regardless of the PWM input state. The driver can be enabled by raising the DISB# pin voltage HIGH (DISB# > $V_{\rm IH\ DISB}$).

Table 1. UVLO and Disable Logic

UVLO	DISB#	Driver State		
0	Х	Disabled (GH, GL=0)		
1	0	Disabled (GH, GL=0)		
1	1	Enabled (See Table 2)		
1	Open	Disabled (GH, GL=0)		

Note:

3. DISB# internal pull-down current sour

Thermal Warning Flag (TH'

The FDMF6707B provides a ermal arring flac (THWN#) to advise of over the functions. The thermal warning flag uses an operation output that pulls to CGND when the activation temperature (150°C) is reached. The first temperature falls to the reset temperature (150°C), or use, the THW/iii output recrease to the falls to the reset temperature (150°C), or use, the THW/iii output recrease to the falls to the reset temperature falls to the reset temperature (150°C).




Figure 24. THWN Operation

3-State PWM Input

The FDMF6707B incorporates a 3-state 3.3 V PWM input gate drive design. The 3-state gate drive has both logic HIGH level and LOW level, along with a 3-state shutdown window. When the PWM input signal enters and remains within the 3-state window for a defined hold-off time ($t_{D_HOLD\text{-}CFF}$), both GL and GH are pulled LOW. This feature enables the gate drive to shut down both high-and low-side MOSFETs to support features such as phase shedding, a common feature on multiphase voltage regulators.

Exiting 3-State Condition

When exiting a valid 3-stat con. on, the FDMF6707B design follows the PV' input coma. If the PWM input goes from 3-state of the pw side NOSFET is turned on. If the PW input goes from 3-state to HIGH, the high side in SF is turned on, as illustrated in Figure 5. FDI 6707B design allows for short prongration der an exiting the 3-state window set in Characteristics.

L w- de Driver

The w-side driver (GL) is designed to drive a ground-referenced to V RDS(ON) N-shannel HOSFET. The bias or GL is internally connected between VDRV and CC/ND. When the griver is enabled, the driver's output is 130° out of phase with the PWM input. When the driver is disabled (DISB#=0 V), CL is held LOW.


High-Side Driver

The high-size oriver is designed to drive a floating Nchannel MOSFET. The bias voltage for the high-side driver is developed by a bootstrap supply circuit consisting of the internal Schottky diode and external bootstrap capacitor (CBOOT). During startup, VSWH is held at PGND, allowing CBOOT to charge to VDRV through the internal diode. When the PWM input goes HIGH, GH begins to charge the gate of the high-side MOSFET (Q1). During this transition, the charge is removed from CBOOT and delivered to the gate of Q1. As Q1 turns on, V_{SWH} rises to V_{IN}, forcing the BOOT pin to V_{IN} + V_{BOOT} , which provides sufficient V_{GS} enhancement for Q1. To complete the switching cycle, Q1 is turned off by pulling GH to V_{SWH}. C_{BOOT} is then recharged to VDRV when VSWH falls to PGND. GH output is in-phase with the PWM input. The high-side gate is held LOW when the driver is disabled or the PWM signal is held within the 3-state window for longer than the 3-state hold-off time, to HOLD-OFF.

Adaptive Gate Drive Circuit

The driver IC design ensures minimum MOSFET dead time while eliminating potential shoot-through (crossconduction) currents. It senses the state of the MOSFETs and adjusts the gate drive adaptively to prevent simultaneous conduction. Figure 25 provides the relevant timing waveforms. To prevent overlap during the LOW-to-HIGH switching transition (Q2 off to Q1 on), the adaptive circuitry monitors the voltage at the GL pin. When the PWM signal goes HIGH, Q2 begins to turn off after a propagation delay (tpD_PHGLL). Once the GL pin is discharged below ~1 V, Q1 begins to turn on after adaptive delay tD DEADON.

To prevent overlap during the HIGH-to-LOW transition (Q1 off to Q2 on), the adaptive circuitry monitors the voltage at the VSWH pin. When the PWM signal goes LOW, Q1 begins to turn off after a propagation delay (t_{PD_PLGHL}). Once the VSWH pin falls below ~2.2 V, Q2 begins to turn on after adaptive delay $t_{D_DEADOFF}$. Additionally, $V_{GS(Q1)}$ is monitored. When $V_{GS(Q1)}$ is discharged below ~1.2 V, a secondary adaptive delay is initiated that results in Q2 being driven on after $t_{D_TIMEOUT}$, regardless of VSWH state. This function is implemented to ensure C_{BOOT} is recharged each switching cycle in the event that $t_{D_TIMEOUT}$, t_{D_C} adaptive thresi 1. Secondary delay $t_{D_TIMEOUT}$ is longer $t_{D_TIMEOUT}$ is longer $t_{D_TIMEOUT}$ is longer $t_{D_TIMEOUT}$.






Figure 25. PWM and 3-StateTiming Diagram

Skip Mode (SMOD#)

The SMOD function allows for higher converter efficiency under light-load conditions. During SMOD, the low-side FET gate signal is disabled (held LOW), preventing discharging of the output capacitors as the filter inductor current attempts reverse current flow – also known as "Diode Emulation" Mode.

When the SMOD# pin is pulled HIGH, the synchronous buck converter works in Synchronous Mode. This mode allows for gating on the low-side FET. When the SMOD# pin is pulled LOW, the low-side FET is gated off. If the SMOD# pin is connected to the PWM controller, the controller can actively enable or disable SMOD when the controller detects light-load condition from output current sensing. This pin is active LOW. See Figure 26 for timing delays.

Table 2. SMOD# Logic

DISB#	PWM	SM OD#	GH	GL
0	Х	Х	0	0
1	3-State	Х	0	0
1	0	0	0	0
1	1	0	1	0
1	0	1	0	1
1	1	1	1	0

Note:

4. The SMOD feature is ended to have low propagation delay be seen a SM D signal and the low-side FET GS raspense the to control diode emulation on the side-by-collebasion.




Figure 26. SMOD# Timing Diagram

Application Information

Supply Capacitor Selection

For the supply inputs (V DRV & V CIN), a local ceramic bypass capacitor is required to reduce noise and to supply peak transient currents during gate drive switching action. It is recommended to use a minimum capacitor value of 1 μF X7R or X5R. Keep this capacitor close to the V CIN and VDRV pins and connect it to the GND plane with vias.

Bootstrap Circuit

The bootstrap circuit uses a charge storage capacitor (C_{BOOT}), as shown in Figure 27. A bootstrap capacitance of 100 nF X7R or X5R capacitor is typically adequate. A series bootstrap resistor may be needed for specific applications to improve switching noise immunity. The boot resistor may be required when operating near the maximum rated V_{IN} and is effective at controlling the high-side MOSFET turn-on slew rate and V_{SHW} overshoot. Typical R_{BOOT} values from 0.5 Ω to 2.0 Ω are effective in reducing V_{SWH} overshoot.

VCIN Filter

The V DRV pin provides power to the gate drive of the high-side and low-side power MOSFETs. In most cases, VDRV can be connected directly to VCIN, which supplies power to the logic circuitry of the gate driver. For additional noise immunity, an RC filter can be inserted between VDRV and VCIN. Recommended values would be 10 Ω (R_{VCIN}) placed between VDRV and VCIN and 1µF (C_{VCIN}) from VCIN to CGND (see Figure 28).

Power Loss and Efficiency

Measurement and Calculation

Refer to Figure 27 for power los testing ethod. Power loss calculations are:

PIN=(VIN X IN) + (V5/X X (W)
PSW=VSW X IOUT (W)
POUT=VOUT X IT (W)
PLOSS_MC_UE= - PSW W)
PLOSS_BOAR PIN POUT W)
FFI -= 0 X - WPIN (%)
FFBC_D= POUT/PII (%)




Figure 27. Power Loss Measurement Block Diagram




Figure 28. Block Diagram Showing V_{CIN} Filter

PCB Layout Guidelines

Figure 29 provides an example of a proper layout for the FDMF6707B and critical components. All of the high-current paths, such as V_{IN} , V_{SWH} , V_{OUT} , and GND copper, should be short and wide for low inductance and resistance. This technique achieves a more stable and evenly distributed current flow, along with enhanced heat radiation and system performance.

The following guidelines are recommendations for the PCB designer:

- Input ceramic bypass capacitors must be placed close to the VIN and PGND pins. This helps reduce the high-current power loop inductance and the input current ripple induced by the power MOSFET switching operation.
- 2. The V_{SWH} copper trace serves two purposes. In addition to being the high-frequency current path from the DrMOS package to the output inductor, it also serves as a heat sink for the low-side MOSFET in the DrMOS package. The trace should be short and wide enough to present a low-impedance path for the high-frequency, high-current flow between the DrMOS and inductor to minimize losses and temperature rise. Note that the VSWH node high-voltage and high-frequency switching no 'e with high noise potential. Care should be tak to minimize coupling to adjacent traces ≏e 'nis copper trace also acts as a hearth of the FET, balance using the larg st are pusible to ma ...taining improve DrMOS cooling w hile acceptable noise emis
- 3. An output inductor hould be located close to the FDMF6707F putinities the lower has due to the VSWH coper from the industry and the located close to the USWH coper from the located close to the located close to the located close to the FDMF6707F putinities and the located close to the VSWH coperate and the located close to the located close to
- 4 ov. Tre the OSFETs are used in the output stage. The power MOSFETs are effective at hinimic in ringing due to fast switching. In most used, it should be placed close to the VSWH and PGND place. The resis or and capacitor need to be of proper size for the power discipation.
- S VCIN, VDRV, and 200T capacitors should be placed as close as possible to the VCIN to CGND, VDRV to CGND, and BOOT to PHASE pins to ensure clean and stable power. Routing width and length should be considered as well.
- Include a trace from PHASE to VSWH to improve noise margin. Keep the trace as short as possible.
- The layout should include a placeholder to insert a small-value series boot resistor (R_{BOOT}) between the

- boot capacitor (C_{BOOT}) and DrMOS BOOT pin. The BOOT-to-VSWH loop size, including R_{BOOT} and C_{BOOT}, should be as small as possible. The boot resistor may be required when operating near the maximum rated V_{IN}. The boot resistor is effective at controlling the high-side MOSFET turn-on slew rate and VSHW overshoot. R_{BOOT} can improve noise operating margin in synchronous buck designs that may have noise issues due to ground bounce or high positive and negative VSWH ringing. How ever, inserting a boot resistance lowers the DrMOS efficiency. Efficiency versus noise trade-offs must be considered. R_{BOOT} values from 0.5 Ω to 2.0 Ω are typically effective in reducing vershoot.
- 8. The VIN and PGND instantle arge current transients with frechicy nominary greater than 100 MHz. If loss in linese pins should be connected direct than the Nand board GND planes. The use of her like ellief traces in series with these pint is to couraged since this adds inductate to the lower path Added inductance in the vIN or PGND pin degrades system not a immunity by increasing positive and negative YSV i ringing
- 9. C ND pad and PGND pine should be connected to the GND plane copie with nullipic vias for stable greanding. Pear grounding can create a noise transient offset voltage level between CGND and PGND. This could lead to faulty operation of the gate driver and MOSFETS.
- 10. Ringing at the BOOT pin is most effectively controlled by close placement of the boot capacitor. Do not add an additional BOOT to the PGND capacitor: this may lead to excess current flow through the BOOT diode.
- 11. The SMOD# and DISB# pins have weak internal pull-up and pull-down current sources, respectively. These pins should not have any noise filter capacitors. Do not to float these pins unless absolutely necessary.
- 12. Use multiple vias on each copper area to interconnect top, inner, and bottom layers to help distribute current flow and heat conduction. Vias should be relatively large and of reasonably low inductance. Critical high-frequency components, such as R_{BOOT}, C_{BOOT}, the RC snubber, and bypass capacitors should be located as close to the respective DrMOS module pins as possible on the top layer of the PCB. If this is not feasible, they should be connected from the backside through a network of low-inductance vias.




Figure 29. PCB Layout Example





Figure 30. 40-Lead, Clipbond PQFN DrMOS, 6.0x6.0 mm Package

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact an ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specifically the warranty therein, which covers ON Semiconductor products.



PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada.

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semic on ductor Website: $\underline{\text{www.onsemi.com}}$

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative