January 2013



FDMS3669S

PowerTrench® Power Stage Asymmetric Dual N-Channel MOSFET

Features

Q1: N-Channel

■ Max $r_{DS(on)} = 10 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 13 \text{ A}$

■ Max $r_{DS(on)} = 14.5 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 10 \text{ A}$

Q2: N-Channel

■ Max $r_{DS(on)} = 5 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 18 \text{ A}$

■ Max $r_{DS(on)} = 5.2 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 17 \text{ A}$

■ Low inductance packaging shortens rise/fall times, resulting in lower switching losses

■ MOSFET integration enables optimum layout for lower circuit inductance and reduced switch node ringing


■ RoHS Compliant


General Description

This device includes two specialized N-Channel MOSFETs in a dual PQFN package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFETTM (Q2) have been designed to provide optimal power efficiency.

Applications

- Computing
- Communications
- General Purpose Point of Load
- Notebook VCORE





MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parameter		Q1	Q2	Units
V _{DS}	Drain to Source Voltage		30	30	V
V _{GS}	Gate to Source Voltage	(Note 3)	±20	±12	V
1	Drain Current -Continuous (Package limited)	T _C = 25 °C	24	60	
	-Continuous (Silicon limited) T _C = 25 °C		43	75	_
ID	-Continuous T _A		13 ^{1a}	18 ^{1b}	A
	-Pulsed	(Note 6)	50	60	
E _{AS}	Single Pulse Avalanche Energy		61 ⁴	48 ⁵	mJ
D	Power Dissipation for Single Operation $T_A = 2$		2.2 ^{1a}	2.5 ^{1b}	W
P_{D}	Power Dissipation for Single Operation	T _A = 25 °C	1.0 ^{1c}	1.0 ^{1d}	VV
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to	+150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	57 ^{1a}	50 ^{1b}	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	125 ^{1c}	120 ^{1d}	°C/W
R _{0.IC}	Thermal Resistance, Junction to Case	5.0	2.8	

Package Marking and Ordering Information

Ī	Device Marking	Device	Package	Reel Size	Tape Width	Quantity
	9ACF 21CD	FDMS3669S	Power 56	13 "	12 mm	3000 units

Electrical Characteristics $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units				
Off Characteristics											
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$ $I_D = 1 mA, V_{GS} = 0 V$	Q1 Q2	30 30			V				
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25 °C I_D = 10 mA, referenced to 25 °C	Q1 Q2		16 20		mV/°C				
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	Q1 Q2			1 500	μA μA				
I _{GSS}	Gate to Source Leakage Current	V _{GS} = 20 V, V _{DS} = 0 V V _{GS} = 12 V, V _{DS} = 0 V	Q1 Q2			100 100	nA nA				

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, \ I_D = 250 \ \mu A$ $V_{GS} = V_{DS}, \ I_D = 1 \ mA$	Q1 Q2	1.1 1.1	2.0 1.5	2.7 2.5	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C I_D = 10 mA, referenced to 25 °C	Q1 Q2		-6 -3		mV/°C	
「DS(on)	Drain to Source On Resistance	$\begin{split} &V_{GS} = 10 \text{ V}, \ I_D = 13 \text{ A} \\ &V_{GS} = 4.5 \text{ V}, \ I_D = 10 \text{ A} \\ &V_{GS} = 10 \text{ V}, \ I_D = 13 \text{ A}, \ T_J = 125 \text{ °C} \end{split}$	Q1		8.1 12 11	10 14.5 14.5	mΩ	
		$V_{GS} = 10 \text{ V}, \ I_D = 18 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \ I_D = 17 \text{ A}$ $V_{GS} = 10 \text{ V}, \ I_D = 18 \text{ A}, \ T_J = 125 \text{ °C}$	Q2		2.8 3.5 4.0	5.0 5.2 7.1	11122	
9 _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 13 \text{ A}$ $V_{DS} = 5 \text{ V}, I_{D} = 18 \text{ A}$	Q1 Q2		53 113		S	

Dynamic Characteristics

C _{iss}	Input Capacitance	Q1:	Q1 Q2		1205 1469	1605 2060	pF
C _{oss}	Output Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHZ}$ $Q2:$	Q1 Q2		370 485	495 680	pF
C _{rss}	Reverse Transfer Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHZ}$	Q1 Q2		35 59	55 90	pF
R _g	Gate Resistance		Q1 Q2	0.3 0.2	1.6 1.4	3.2 3.0	Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time			Q1 Q2	9 7	18 14	ns
t _r	Rise Time	Q1: V _{DD} = 15 V, I _D = 13	$8 A, R_{GEN} = 6 \Omega$	Q1 Q2	3	10 10	ns
t _{d(off)}	Turn-Off Delay Time	Q2: V _{DD} = 15 V, I _D = 18 A, R _{GEN} = 6 Ω	Q1 Q2	20 24	36 40	ns	
t _f	Fall Time	VDD = 13 V, ID = 10 A, INGEN = 032		Q1 Q2	3 3	10 10	ns
Qg	Total Gate Charge	$V_{00} = 0 \ V \text{ to } 10 \ V$	Q1 Q2	17 24	24 34	nC	
Qg	Total Gate Charge	V _{GS} = 0 V to 4.5 V	V _{DD} = 15 V, I _D = 13 A	Q1 Q2	7.5 12	12 17	nC
Q _{gs}	Gate to Source Gate Charge	Q2: V _{DD} = 15 V,	Q1 Q2	3.9 3.3		nC	
Q _{gd}	Gate to Drain "Miller" Charge		$I_D = 18 \text{ A}$	Q1 Q2	2.0 3.6		nC

Electrical Characteristics $T_J = 25$ °C unless otherwise noted

Parameter


Drain-Source Diode Characteristics									
V _{SD}		$V_{GS} = 0 \text{ V}, I_{S} = 13 \text{ A}$	(Note 2)	Q1		0.8	1.2		
	Course to Ducin Diado. Forward Valtage	$V_{GS} = 0 \text{ V}, I_{S} = 2 \text{ A}$	(Note 2)	Q1		0.7	1.2	V	
	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V, } I_{S} = 18 \text{ A}$	(Note 2)	Q2		0.8	1.2	V	
		$V_{GS} = 0 \text{ V}, I_{S} = 2 \text{ A}$	(Note 2)	Q2		0.7	1.2		
	Dayaraa Dagayary Tima	Q1:		Q1		24	38	20	
τ _{rr}	Reverse Recovery Time	$I_F = 13 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		Q2		21	33	ns	
Q _{rr}	Daviera Daviera Chara	Q2: Q1			8	15	0		
	Reverse Recovery Charge	$I_F = 18 \text{ A}, \text{ di/dt} = 300 \text{ A/}\mu$	ιS	Q2		16	31	nC	

Test Conditions


Notes:

Symbol

1. $R_{\theta,IA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta,IC}$ is guaranteed by design while $R_{\theta,CA}$ is determined by the user's board design.



a. 57 °C/W when mounted on a 1 in² pad of 2 oz copper



b. 50 °C/W when mounted on a 1 in² pad of 2 oz copper

Туре

Min


Тур

Max

Units



c. 125 °C/W when mounted on a minimum pad of 2 oz copper



d. 120 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
- 2. Pulse Test: Pulse Wildti < 300 µs, Duty cycle < 2.0%.
 3. As an N-hc device, the negative Vgs rating is for low duty cycle pulse ocurrence only. No continuous rating is implied with the negative Vgs rating.
 4. E_{AS} of 61 mJ is based on starting $T_{J} = 25$ °C; N-ch: L = 3 mH, $I_{AS} = 6.4$ A, $V_{DD} = 30$ V, $V_{GS} = 10$ V. 100% test at L = 0.1 mH, $I_{AS} = 20$ A.
 5. E_{AS} of 48 mJ is based on starting $T_{J} = 25$ °C; N-ch: L = 3 mH, $I_{AS} = 5.7$ A, $V_{DD} = 30$ V, $V_{GS} = 10$ V. 100% test at L = 0.1 mH, $I_{AS} = 17$ A.
 6. Pulsed Id limited by junction temperature,td<=10uS. Please refer to SOA curve for more details.

Typical Characteristics (Q1 N-Channel) T_J = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q1 N-Channel) T_J = 25 °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q1 N-Channel) T_J = 25 °C unless otherwise noted




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

Typical Characteristics (Q2 N-Channel) T_J = 25 °C unlenss otherwise noted




Figure 14. On-Region Characteristics




Figure 16. Normalized On-Resistance vs Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized on-Resistance vs Drain Current and Gate Voltage




Figure 17. On-Resistance vs Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q2 N-Channel) T_J = 25 °C unless otherwise noted




Figure 20. Gate Charge Characteristics




Figure 21. Capacitance vs Drain to Source Voltage




Figure 22. Unclamped Inductive Switching Capability




Figure 23. Maximun Continuous Drain Current vs Case Temperature




Figure 24. Forward Bias Safe Operating Area




Figure 25. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q2 N-Channel) $T_J = 25$ °C unless otherwise noted




Figure 26. Junction-to-Ambient Transient Thermal Response Curve

Typical Characteristics (continued)

SyncFETTM Schottky body diode Characteristics

Fairchild's SyncFETTM process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDMS3669S.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 27. FDMS3669S SyncFETTM body diode reverse recovery characteristic




Figure 28. SyncFETTM body diode reverse leakage versus drain-source voltage

Application Information

1. Switch Node Ringing Suppression

Power Stage Device

Fairchild's Power Stage products incorporate a proprietary design* that minimizes the peak overshoot, ringing voltage on the switch node (PHASE) without the need of any external snubbing components in a buck converter. As shown in the figure 29, the Power Stage solution rings significantly less than competitor solutions under the same set of test conditions.




Figure 29. Power Stage phase node rising edge, High Side Turn on

Competitors solution

*Patent Pending





Figure 30. Shows the Power Stage in a buck converter topology

2. Recommended PCB Layout Guidelines

As a PCB designer, it is necessary to address critical issues in layout to minimize losses and optimize the performance of the power train. Power Stage is a high power density solution and all high current flow paths, such as VIN (D1), PHASE (S1/D2) and GND (S2), should be short and wide for better and stable current flow, heat radiation and system performance. A recommended layout procedure is discussed below to maximize the electrical and thermal performance of the part.









Figure 31. Recommended PCB Layout

Following is a guideline, not a requirement which the PCB designer should consider:


- 1. Input ceramic bypass capacitors C1 and C2 must be placed close to the D1 and S2 pins of Power Stage to help reduce parasitic inductance and high frequency conduction loss induced by switching operation. C1 and C2 show the bypass capacitors placed close to the part between D1 and S2. Input capacitors should be connected in parallel close to the part. Multiple input caps can be connected depending upon the application.
- 2. The PHASE copper trace serves two purposes; In addition to being the current path from the Power Stage package to the output inductor (L), it also serves as heat sink for the lower FET in the Power Stage package. The trace should be short and wide enough to present a low resistance path for the high current flow between the Power Stage and the inductor. This is done to minimize conduction losses and limit temperature rise. Please note that the PHASE node is a high voltage and high frequency switching node with high noise potential. Care should be taken to minimize coupling to adjacent traces. The reference layout in figure 31 shows a good balance between the thermal and electrical performance of Power Stage.
- 3. Output inductor location should be as close as possible to the Power Stage device for lower power loss due to copper trace resistance. A shorter and wider PHASE trace to the inductor reduces the conduction loss. Preferably the Power Stage should be directly in line (as shown in figure 31) with the inductor for space savings and compactness.
- 4. The PowerTrench[®] Technology MOSFETs used in the Power Stage are effective at minimizing phase node ringing. It allows the part to operate well within the breakdown voltage limits. This eliminates the need to have an external snubber circuit in most cases. If the designer chooses to use an RC snubber, it should be placed close to the part between the PHASE pad and S2 pins to dampen the high-frequency ringing.
- 5. The driver IC should be placed close to the Power Stage part with the shortest possible paths for the High Side gate and Low Side gates through a wide trace connection. This eliminates the effect of parasitic inductance and resistance between the driver and the MOSFET and turns the devices on and off as efficiently as possible. At higher-frequency operation this impedance can limit the gate current trying to charge the MOSFET input capacitance. This will result in slower rise and fall times and additional switching losses. Power Stage has both the gate pins on the same side of the package which allows for back mounting of the driver IC to the board. This provides a very compact path for the drive signals and improves efficiency of the part.
- 6. S2 pins should be connected to the GND plane with multiple vias for a low impedance grounding. Poor grounding can create a noise transient offset voltage level between S2 and driver ground. This could lead to faulty operation of the gate driver and MOSFET.
- 7. Use multiple vias on each copper area to interconnect top, inner and bottom layers to help smooth current flow and heat conduction. Vias should be relatively large, around 8 mils to 10 mils, and of reasonable inductance. Critical high frequency components such as ceramic bypass caps should be located close to the part and on the same side of the PCB. If not feasible, they should be connected from the backside via a network of low inductance vias.







RECOMMENDED LAND PATTERN FOR SAWN / PUNCHED TYPE



0.10 C

8X

0.08 C


1.10
0.90


0.35
0.05
C
SEATING PLANE

DETAIL 'A'
(SCALE: 2X)

BOTTOM VIEW

OPTION - A (SAWN TYPE)





OPTION - B (PUNCHED TYPE)

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and h

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative