

March 2015

# **FDMS5672**

# N-Channel UltraFET Trench $^{(\!R\!)}$ MOSFET 60V, 22A, 11.5m $_{\Omega}$

#### **Features**

- Max  $r_{DS(on)}$  = 11.5m $\Omega$  at  $V_{GS}$  = 10V,  $I_D$  = 10.6A
- Max  $r_{DS(on)}$  = 16.5m $\Omega$  at  $V_{GS}$  = 6V,  $I_D$  = 8A
- Typ Qg = 32nC at  $V_{GS}$  = 10V
- Low Miller Charge
- Optimized Efficiency at High Frequencies
- RoHS Compliant





#### **General Description**

UltraFET devices combine characteristics that enable benchmark efficiency in power conversion applications. Optimized for  $r_{DS(on)}$ , low ESR, low total and Miller gate charge, these devices are ideal for high frequency DC to DC converters.

#### **Application**

■ DC - DC Conversion





# **MOSFET Maximum Ratings** T<sub>A</sub> = 25°C unless otherwise noted.

Symbol	Param		Ratings	Units	
$V_{DS}$	Drain to Source Voltage			60	V
$V_{GS}$	Gate to Source Voltage			±20	V
	Drain Current -Continuous	T <sub>C</sub> = 25°C	(Note 5)	65	
	-Continuous	T <sub>C</sub> = 100°C	(Note 5)	39	Λ.
ID	-Continuous	T <sub>A</sub> = 25°C	(Note 1a)	10.6	Α
	-Pulsed	(Note 4)	176		
E <sub>AS</sub>	Single Pulse Avalanche Energy	(Note 3)	337	mJ	
Б	Power Dissipation	T <sub>C</sub> = 25°C		78	W
$P_{D}$	Power Dissipation	(Note 1a)	2.5	VV	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Tempera		-55 to +150	°C	

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case		1.6	°C/W
R <sub>e.IA</sub>	Thermal Resistance, Junction to Ambient	(Note 1a)	50	C/VV

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS5672	FDMS5672	Power 56	13"	12mm	3000 units

# **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Off Chara	acteristics					
$BV_{DSS}$	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	60			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250μA, referenced to 25°C		59		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 48V, V <sub>GS</sub> = 0V			1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0V			±100	nA

#### On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2	3.2	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C		-11		mV/°C
		V <sub>GS</sub> = 10V, I <sub>D</sub> = 10.6A		9.4	11.5	
rook	Drain to Source On Resistance	$V_{GS} = 6V$ , $I_D = 8A$		13.0	16.5	mΩ
r <sub>DS(on)</sub>		$V_{GS} = 10V, I_D = 10.6A,$ $T_J = 125^{\circ}C$	15.0		18.0	- 11152
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10V, I_D = 10.6A$		26		S

#### **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V - 20V V - 0V	2100	2800	pF
Coss	Output Capacitance	V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V, f = 1MHz	375	500	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1101112	120	180	pF
R <sub>g</sub>	Gate Resistance	f = 1MHz	1.2		Ω

#### **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time		16	29	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 30V, I <sub>D</sub> = 10.6A	17	31	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10V, R_{GEN} = 6\Omega$	22	35	ns
t <sub>f</sub>	Fall Time		8	16	ns
$Q_{g(TOT)}$	Total Gate Charge at 10V	$V_{GS} = 0V \text{ to } 10V$ $V_{DD} = 30V$	32	45	nC
$Q_{gs}$	Gate to Source Gate Charge	V <sub>DD</sub> = 30V I <sub>D</sub> = 10.6A	10		nC
$Q_{gd}$	Gate to Drain "Miller" Charge	ID - 10.0A	8.3		nC

#### **Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_S = 10.6A$ (Note 2)	0.80	1.20	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>E</sub> = 10.6A. di/dt = 100A/μs	35	53	ns
Q <sub>rr</sub>	Reverse Recovery Charge	η <sub>F</sub> – 10.0A, αι/αι – 100A/μs	42	63	nC

1.  $R_{\theta JA}$  is determined with the device mounted on a 1in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 50°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 125°C/W when mounted on a minimum pad of 2 oz copper

- Pulse Test: Pulse Width < 300µs, Duty cycle < 2.0%.</li>
   Starting T<sub>J</sub> = 25°C, L = 3mH, I<sub>AS</sub> = 15A, V<sub>DD</sub> = 60V, V<sub>GS</sub> = 10V.
   Pulsed Id please refer to Fig 11 SOA graph for more details.
   Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

### Typical Characteristics T<sub>.1</sub> = 25°C unless otherwise noted.





Figure 1. On Region Characteristics



4.0




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

# **Typical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted.




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

# **Typical Characteristics** T<sub>J</sub> = 25°C unless otherwise noted.







Figure 13. Transient Thermal Response Curve







# RECOMMENDED LAND PATTERN

#### NOTES:

- $\begin{tabular}{ll} \textcircled{A} DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229. \end{tabular}$
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- D. TERMINALS 5,6,7 AND 8 ARE TIED TO THE EXPOSED PADDLE
- E. LANDPATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY
- F. DRAWING FILENAME: MKT-MLP08Grev4

Al	APPROVALS DATE				Ε	FAIR	CHII	<b>=</b>				
DRAWN		Lim	01	Nov	08							
DFTG	LY	LIM	01	Nov	08	01 D	VII D	DIIAI N	ON IEDI			
ENGF	. снк. DA	VID	01	Nov	08	OLD, I	8LD, MLP, DUAL, NON-JEDEC 5X6 MM BODY, TIED DAP					
						270 1	5X6 MIM BODY, TIED DAP					
	PROJECTION					SCALE NI/A	SIZE NI/A	DRAWING NUMBER		REV		
'				N/A	N/A	MKI	-MLP08G	4				
	мм					DO NOT	SCALE	DRAWING	SHEET 1of	1		

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative