

ON Semiconductor®

### **FDMS7620S**

# Dual N-Channel PowerTrench<sup>®</sup> MOSFET Q1: 30 V, 13 A, 20.0 m $\Omega$ Q2: 30 V, 22 A, 11.2 m $\Omega$

#### **Features**

Q1: N-Channel

■ Max  $r_{DS(on)}$  = 20.0 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 10.1 A

■ Max  $r_{DS(on)}$  = 30.0 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 7.5 A

Q2: N-Channel

■ Max  $r_{DS(on)}$  = 11.2 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 12.4 A

■ Max  $r_{DS(on)}$  = 14.2 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 10.9 A

■ Pinout optimized for simple PCB design

■ Thermally efficient dual Power 56 Package

■ RoHS Compliant




#### **General Description**


This device includes two specialized MOSFETs in a unique dual Power 56 package. It is designed to provide an optimal synchronous buck power stage in terms of efficiency and PCB utilization. The low switching loss "High Side" MOSFET is complementory by a low conduction loss "Low Side" SyncFET.


#### **Applications**

Synchronous Buck Converter for:

- Notebook System Power
- General Purpose Point of Load







Power 56

#### **MOSFET Maximum Ratings** T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Q1	Q2	Units	
V <sub>DS</sub>	Drain to Source Voltage		30	30	V	
$V_{GS}$	Gate to Source Voltage	(Note 3)	±20	±20	V	
	Drain Current -Continuous	T <sub>C</sub> = 25 °C	13	22		
I <sub>D</sub>	-Continuous	T <sub>A</sub> = 25 °C	10.1	12.4	Α	
	-Pulsed		27	45		
E <sub>AS</sub>	Single Pulse Avalanche Energy	(Note 4)	9	21	mJ	
D	Power Dissipation for Single Operation	T <sub>A</sub> = 25°C	2.2 <sup>1a</sup>	2.5 <sup>1b</sup>	W	
$P_{D}$	Power Dissipation for Single Operation	T <sub>A</sub> = 25°C	1.0 <sup>1c</sup>	1.0 <sup>1d</sup>	_ vv	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150		

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	57 <sup>1a</sup>	50 <sup>1b</sup>	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	125 <sup>1c</sup>	120 <sup>1d</sup>	C/VV

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS7620S	FDMS7620S	Power 56	13 "	12 mm	3000 units

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Chara	cteristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$ $I_D = 1 mA, V_{GS} = 0 V$	Q1 Q2	30 30			V
ΔBV <sub>DSS</sub> ΔΤ <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 μA, referenced to 25°C $I_D$ = 10 mA, referenced to 25°C			19 19		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V	Q1 Q2			1 500	μА
I <sub>GSS</sub>	Gate to Source Leakage Current, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V	Q1 Q2			100 100	nA nA
On Chara	cteristics						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250 \mu A$ $V_{GS} = V_{DS}$ , $I_D = 1 mA$		1.0 1.0	2.2 2.0	3.0 3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 μA, referenced to 25°C $I_D$ = 10 mA, referenced to 25°C	Q1 Q2		-6 -5		mV/°C
r	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, \ I_D = 10.1 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \ I_D = 7.5 \text{ A}$ $V_{GS} = 10 \text{ V}, \ I_D = 10 \text{ A}, \ T_J = 125^{\circ}\text{C}$	Q1		15.2 22.7 18.7	20.0 30.0 22.5	m()
r <sub>DS(on)</sub>	Static Diam to Source On Resistance	$V_{GS} = 10 \text{ V}, \ I_D = 12.4 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \ I_D = 10.9 \text{ A}$ $V_{GS} = 10 \text{ V}, \ I_D = 12.4 \text{ A}, \ T_J = 125^{\circ}\text{C}$	Q2		8.3 10.5 8.9	11.2 14.2 15.1	- mΩ
9 <sub>FS</sub>	Forward Transconductance	$V_{DD} = 5 \text{ V}, I_{D} = 10.1 \text{ A}$ $V_{DD} = 5 \text{ V}, I_{D} = 12.4 \text{ A}$	Q1 Q2		22 53		s
Dynamic	Characteristics						
C <sub>iss</sub>	Input Capacitance		Q1 Q2		457 1050	608 1400	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHZ	Q1 Q2		167 358	222 477	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		Q1 Q2		22 35	31 49	pF
R <sub>g</sub>	Gate Resistance		Q1 Q2	0.2 0.2	1.6 1.2	4.4 3.5	Ω
Switching	Characteristics						
t <sub>d(on)</sub>	Turn-On Delay Time	Q1	Q1 Q2		5.2 6.6	10 14	ns
t <sub>r</sub>	Rise Time	$V_{DD} = 15 \text{ V, } I_{D} = 10.1 \text{ A, } R_{GEN} = 6 \Omega$	Q1 Q2		1.2 1.8	10 10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	Q2 $V_{DD} = 15 \text{ V, } I_{D} = 12.4 \text{ A, } R_{GEN} = 6 \Omega$	Q1 Q2		11.9 17.4	22 32	ns
t <sub>f</sub>	Fall Time	7 DD = 10 4, 10 = 12.17, 14GEN = 0.11	Q1 Q2		1.4 1.5	10 10	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 0V to 10 V Q1	Q1 Q2		7.2 15.6	11 23	nC
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0V \text{ to 5 } V$ $V_{DD} = 15 \text{ V},$ $V_{DD} = 10.1 \text{ A}$	Q1 Q2		3.8 7.9	6 12	nC
Q <sub>gs</sub>	Gate to Source Charge	Q2 V <sub>DD</sub> = 15 V,	Q1 Q2		1.6 3.2		nC
	+	$\frac{1}{2}$ Vpp = 15 V.	Q1		1.1		1

#### **Electrical Characteristics** $T_J = 25^{\circ}\text{C}$ unless otherwise noted

**Parameter** 

Drain-Source Diode Characteristics									
V/	Source-Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 10.1 A V <sub>GS</sub> = 0 V, I <sub>S</sub> = 12.4 A	(Note 2)	Q1		0.90	1.2	V	
$V_{SD}$	Source-Diam blode Forward voltage	$V_{GS} = 0 V, I_{S} = 12.4 A$	(Note 2)	Q2		0.83	1.2	v	
	Reverse Recovery Time	Q1		Q1		16	28	20	
۱rr	Reverse Recovery Time	$I_F = 10.1 \text{ A, di/dt} = 100 \text{ A/s}$		Q2		18	32	ns	
0	Payoroa Pagayary Chargo	Q2		Q1		4	10	nC	
Q <sub>rr</sub>	Reverse Recovery Charge	$I_F = 12.4 \text{ A}, \text{ di/dt} = 300 \text{ A/s}$		Q2		13	23	IIC	

**Test Conditions** 

#### Notes

Symbol

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 57 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 50 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper


Type

Min

Тур

Max

Units



c. 125 °C/W when mounted on a minimum pad of 2 oz copper



d. 120 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\,\mu s$ , Duty cycle < 2.0%.
- 3. As an N-ch device, the negative Vgs rating is for low duty cycle pulse ocurrence only. No continuous rating is implied.
- 4. Q1:  $E_{AS}$  of 9 mJ is based on starting  $T_J = 25$   $^{o}C$ , L = 0.3 mH,  $I_{AS} = 8$  A,  $V_{DD} = 27$  V,  $V_{GS} = 10$  V. 100% test at L = 0.1 mH,  $I_{AS} = 12$  A. Q2:  $E_{AS}$  of 21 mJ is based on starting  $T_J = 25$   $^{o}C$ , L = 0.3 mH,  $I_{AS} = 12$  A,  $V_{DD} = 27$  V,  $V_{GS} = 10$  V. 100% test at L = 0.1 mH,  $I_{AS} = 18$  A.

#### Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25°C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

#### Typical Characteristics (Q1 N-Channel) $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Forward Bias Safe Operating Area




Figure 11. Single Pulse Maximum Power Dissipation

### Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25°C unless otherwise noted




Figure 12. Junction-to-Ambient Transient Thermal Response Curve

#### Typical Characteristics (Q2 N-Channel) T<sub>J</sub> = 25 °C unless otherwise noted




Figure 13. On-Region Characteristics




Figure 15. Normalized On-Resistance vs Junction Temperature




Figure 17. Transfer Characteristics




Figure 14. Normalized on-Resistance vs Drain Current and Gate Voltage




Figure 16. On-Resistance vs Gate to Source Voltage




Figure 18. Source to Drain Diode Forward Voltage vs Source Current

#### Typical Characteristics (Q2 N-Channel) $T_J = 25$ °C unless otherwise noted




Figure 19. Gate Charge Characteristics




Figure 20. Capacitance vs Drain to Source Voltage




Figure 21. Unclamped Inductive Switching Capability




Figure 22. Forward Bias Safe Operating Area




Figure 23. Single Pulse Maximum Power Dissipation

## Typical Characteristics (Q2 N-Channel) $T_J = 25$ °C unless otherwise noted




Figure 24. Junction-to-Ambient Transient Thermal Response Curve

#### Typical Characteristics (continued)

## SyncFET<sup>TM</sup> Schottky body diode Characteristics

ON Semiconductor's SyncFET<sup>TM</sup> process embeds a Schottky diode in parallel with PowerTrench<sup>®</sup> MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 26 shows the reverse recovery characteristic of the FDMS7620S.

Schottky barrier diodes exhibit significant leakage at high tem-




Figure 25. FDMS7620S SyncFET<sup>TM</sup> Body **Diode Reverse Recovery Characteristic** 




Figure 26. SyncFET<sup>TM</sup> Body Diode Reverse Leakage vs. Drain-Source Voltage

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative