

FDMS7670

October 2014

N-Channel PowerTrench[®] MOSFET 30 V, 3.8 m Ω

Features

- Max $r_{DS(on)} = 3.8 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 21 \text{ A}$
- Max $r_{DS(on)} = 5.0 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 17 \text{ A}$
- Advanced Package and Silicon design for low r_{DS(on)} and high efficiency
- Next generation enhanced body diode technology, engineered for soft recovery. Provides Schottky-like performance with minimum EMI in sync buck converter applications
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant




General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency and to minimize switch node ringing of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{\rm DS(on)}$, fast switching speed and body diode reverse recovery performance.

Applications

- IMVP Vcore Switching for Notebook
- VRM Vcore Switching for Desktop and Server
- OringFET / Load Switch
- DC-DC Conversion



MOSFET Maximum Ratings TA = 25 °C unless otherwise noted

Symbol	Parameter	Parameter				
V _{DS}	Drain to Source Voltage			30	V	
V_{GS}	Gate to Source Voltage		(Note 4)	±20	V	
	Drain Current -Continuous (Package limited)	T _C = 25 °C		42		
	-Continuous (Silicon limited)	T _C = 25 °C		105	1	
I _D	-Continuous	T _A = 25 °C	(Note 1a)	21	A	
	-Pulsed			150		
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	144	mJ	
P _D	Power Dissipation	T _C = 25 °C		62	W	
	Power Dissipation	T _A = 25 °C	(Note 1a)	2.5	VV	
T _J , T _{STG}	Operating and Storage Junction Temperature R	ange		-55 to +150	°C	

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	2.0	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note	1a) 50	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS7670	FDMS7670	Power 56	13 "	12 mm	3000 units

Electrical Characteristics T_J = 25 °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C		15		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V			1	μΑ
I _{GSS}	Gate to Source Leakage Current, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	1.25	1.9	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C		-7		mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 21 A		2.9	3.8	
		$V_{GS} = 4.5 \text{ V}, I_D = 17 \text{ A}$		4.1	5.0	mΩ
		$V_{GS} = 10 \text{ V}, I_D = 21 \text{ A}, T_J = 125 \text{ °C}$		4.0	5.3	
9 _{FS}	Forward Transconductance	V _{DS} = 5 V, I _D = 21 A		136		S

Dynamic Characteristics

C _{iss}	Input Capacitance	V 45 V V 0 V	3085	4105	pF
C _{oss}	Output Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1 \text{ MHz}$	990	1315	pF
C _{rss}	Reverse Transfer Capacitance	1 = 1 1/11 12	75	115	pF
R _a	Gate Resistance		1.2	2.5	Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time		15	26	ns
t _r	Rise Time	V _{DD} = 15 V, I _D = 21 A,	6	12	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	31	50	ns
t _f	Fall Time		5	10	ns
Q_g	Total Gate Charge	V _{GS} = 0 V to 10 V	40	56	nC
Qg	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 15 \text{ V}$,	17	24	nC
Q _{gs}	Gate to Source Charge	I _D = 21 A	9.8		nC
Q_{gd}	Gate to Drain "Miller" Charge		4.4		nC

Drain-Source Diode Characteristics

V_{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 2.1 A (Note 2)	0.7	0.95	V
	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 21 \text{ A}$ (Note 2)	0.8	1.1	
t _{rr}	Reverse Recovery Time		38	61	ns
Q_{rr}	Reverse Recovery Charge		19	34	nC
ta	Reverse Recovery Fall Time	I _F = 21 A, di/dt = 100 A/μs	14		ns
t _b	Reverse Recovery Rise Time		24		ns
S	Softness (t _b /t _a)		1.7		
t _{rr}	Reverse Recovery Time	1 - 21 A di/dt - 200 A/vo	32	51	ns
Q_{rr}	Reverse Recovery Charge	1 _F = 21 A, αι/αι = 300 A/μS	34	54	nC
t _{rr}	Reverse Recovery Time		32		

^{1.} $R_{\theta,JA}$ is determined with the device mounted on a 1in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta,JC}$ is guaranteed by design while $R_{\theta,CA}$ is determined by the user's board design.



a. 50 °C/W when mounted on a 1 in² pad of 2 oz copper.



b. 125 °C/W when mounted on $\,a\,$ minimum pad of 2 oz copper.

^{2.} Pulse Test: Pulse Width < 300 $\mu\text{s},$ Duty cycle < 2.0%.

^{3.} E_{AS} of 144 mJ is based on starting $T_J = 25$ °C, L = 1 mH, $I_{AS} = 17$ A, $V_{DD} = 27$ V, $V_{GS} = 10$ V. 100% test at L = 0.3 mH, $I_{AS} = 22$ A.

^{4.} As an N-ch device, the negative Vgs rating is for low duty cycle pulse occurrence only. No continuous rating is implied.

©2012 Fairchild Semiconductor Corporation

2

Typical Characteristics $T_J = 25$ °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics $T_J = 25$ °C unless otherwise noted




Figure 13. Junction-to-Ambient Transient Thermal Response Curve





Figure 14. Body Diode Reverse Recovery Characteristics



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative