

January 2015

FDMS86150ET100

N-Channel Shielded Gate PowerTrench® MOSFET 100 V, 128 A, 4.85 m Ω

Features

- Extended T_J rating to 175°C
- Shielded Gate MOSFET Technology
- Max $r_{DS(on)}$ = 4.85 m Ω at V_{GS} = 10 V, I_D = 16 A
- Max $r_{DS(on)} = 7.8 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 13 \text{ A}$
- Advanced Package and Silicon combination for low r_{DS(on)} and high efficiency
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant





General Description

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench® process that incorporates Shielded Gate technology. This process has been optimized for the on-state resistance and yet maintain superior switching performance.

Applications

- Primary DC-DC MOSFET
- Secondary Synchronous Rectifier
- Load Switch





Power 56

MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parame	eter		Ratings	Units
V _{DS}	Drain to Source Voltage			100	V
V_{GS}	Gate to Source Voltage			±20	V
	Drain Current -Continuous	T _C = 25 °C	(Note 5)	128	
	-Continuous	T _C = 100 °C	(Note 5)	90	^
ID	-Continuous	T _A = 25 °C	(Note 1a)	16	Α
	-Pulsed		(Note 4)	617	
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	726	mJ
В	Power Dissipation	T _C = 25 °C		187	W
P_{D}	Power Dissipation	T _A = 25 °C	(Note 1a)	3.3	VV
T _J , T _{STG}	Operating and Storage Junction Tempera	ature Range		-55 to +175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case		0.8	°C/W
RAIA	Thermal Resistance, Junction to Ambient (No	ote 1a)	45	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS86150ET	FDMS86150ET100	Power 56	13 "	12 mm	3000 units

May Unite

Electrical Characteristics T_J = 25 °C unless otherwise noted

Symbol	Parameter	lest Conditions	IVIII	тур	wax	Units
Off Chara	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C		72		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V			1	μΑ
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA

Toot Conditions

On Characteristics

Cymbol

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2	3	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \mu A$, referenced to 25 °C		-10		mV/°C
		V _{GS} = 10 V, I _D = 16 A		3.9	4.85	
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = 6 \text{ V}, I_D = 13 \text{ A}$		6	7.8	mΩ
		$V_{GS} = 10 \text{ V}, I_D = 16 \text{ A}, T_J = 125 ^{\circ}\text{C}$		7.3	9.1	
9 _{FS}	Forward Transconductance	V _{DS} = 10 V, I _D = 16 A		53		S

Dynamic Characteristics

C _{iss}	Input Capacitance	V 50.V.V 0.V		3055	4065	pF
C _{oss}	Output Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz		696	930	pF
C _{rss}	Reverse Transfer Capacitance	1 - 1 101112		29	50	pF
R_g	Gate Resistance		0.1	0.7	3.6	Ω

Switching Characteristics


t _{d(on)}	Turn-On Delay Time			18	33	ns
t _r	Rise Time	$V_{DD} = 50 \text{ V}, I_D = 16 \text{ A},$		8.3	17	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		28	45	ns
t _f	Fall Time			6	12	ns
Qg	Total Gate Charge	V _{GS} = 0 V to 10 V		44	62	nC
Qg	Total Gate Charge	$V_{GS} = 0 \text{ V to 5 V}$ $V_{DD} = 50 \text{ V}$,	25	35	nC
Q _{gs}	Gate to Source Charge	I _D = 16 A		12.9		nC
Q_{gd}	Gate to Drain "Miller" Charge			9.2		nC

Drain-Source Diode Characteristics

V _{SD} Source to Drain Diode Forward Voltage	Source to Drain Diode, Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 2.1 \text{ A}$ (Note 2)	0.69	1.2	\/
	$V_{GS} = 0 \text{ V}, I_S = 16 \text{ A}$ (Note 2)	0.78	1.3	V	
t _{rr}	Reverse Recovery Time	I _F = 16 A, di/dt = 100 A/μs	69	110	ns
Q _{rr}	Reverse Recovery Charge	- 1 _F = 16 A, α/αι = 100 A/μs	94	150	nC

Notes:

1. R_{0JA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0CA} is determined by the user's board design.



a. 45 °C/W when mounted on a 1 in² pad of 2 oz copper.



b. 115 °C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300 $\mu\text{s},$ Duty cycle < 2.0%.
- 3. E_{AS} of 726 mJ is based on starting $T_{J} = 25$ °C, L = 3 mH, $I_{AS} = 22$ A, $V_{DD} = 100$ V, $V_{GS} = 10$ V, 100% test at L = 0.1 mH, $I_{AS} = 69$ A.
- 4. Pulse Id please refer to Fig.11 SOA curve for detail.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

Typical Characteristics T_J = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics $T_J = 25$ °C unless otherwise noted







Figure 13. Junction-to-Ambient Transient Thermal Response Curve







NOTES: UNLESS OTHERWISE SPECIFIED

- A) PACKAGE STANDARD REFERENCE: JEDEC MO-240, ISSUE A, VAR. AA,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.
- F) DRAWING FILE NAME: PQFN08JREV3.



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative