

July 2015

FDMS86200DC N-Channel Dual Cool[™] 56 Shielded Gate PowerTrench[®] MOSFET **150 V, 40 A, 17 m**Ω

Features


- Shielded Gate MOSFET Technology
- Dual CoolTM Top Side Cooling PQFN package
- Max $r_{DS(on)} = 17 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 9.3 \text{ A}$
- Max r_{DS(on)} = 25 mΩ at V_{GS} = 6 V, I_D = 7.8 A
- High performance technology for extremely low r_{DS(on)}
- 100% UIL tested
- RoHS Compliant

General Description

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench[®] process that incorporates Shielded Gate technology. Advancements in both silicon and Dual $\operatorname{Cool}^{\mathsf{TM}}$ package technologies have been combined to offer the lowest $r_{\text{DS}(\text{on})}$ while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance.

Applications

- Primary MOSFET in DC DC converters
- Secondary Synchronous rectifier
- Load switch



MOSFET Maximum Ratings TA = 25 °C unless otherwise noted

Symbol	Param	eter		Ratings	Units	
V _{DS}	Drain to Source Voltage			150	V	
V _{GS}	Gate to Source Voltage			±20	V	
	Drain Current -Continuous	T _C = 25 °C		40		
I _D	-Continuous	T _A = 25 °C	(Note 1a)	9.3	A	
	-Pulsed		(Note 4)	100		
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	294	mJ	
P _D	Power Dissipation	T _C = 25 °C		125	W	
	Power Dissipation	T _A = 25 °C	(Note 1a)	3.2	VV	
T _J , T _{STG}	Operating and Storage Junction Tempera	ature Range		-55 to +150	°C	

Thermal Characteristics

FDMS86200DC Rev. 1.4

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	(Top Source)	2.5	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	1.0	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1b)	81	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1i)	16	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1j)	23	
$R_{ extsf{ heta}JA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	11	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
86200	FDMS86200DC	Dual Cool TM 56	13"	12 mm	3000 units


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V				V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25°C		105		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 120 V, V _{GS} = 0 V			1	μA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
	cteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	V _{GS} = V _{DS} , I _D = 250 μA	2.0	3.3	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, referenced to 25 °C		-11		mV/°C
		V _{GS} = 10 V, I _D = 9.3 A		14	17	
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = 6 V, I_D = 7.8 A$		17	25	mΩ
03(01)		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 9.3 \text{ A}, \text{ T}_{J} = 125 \text{ °C}$		29	35	
9 _{FS}	Forward Transconductance	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 9.3 \text{ A}$		32		S
Dynamic C _{iss}	Characteristics			2110	2955	pF
C _{oss}	Output Capacitance	$V_{DS} = 75 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$		205	290	pF
C _{rss}	Reverse Transfer Capacitance	f = 1 MHz		8.1	15	pF
Rg	Gate Resistance			1.5	3.0	Ω
Switching	Characteristics					
t _{d(on)}	Turn-On Delay Time			16	29	ns
t _r	Rise Time	V _{DD} = 75 V , I _D = 9.3 A,		4	10	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		23	37	ns
t _f	Fall Time			5	10	ns
	Total Gate Charge	$V_{GS} = 0 V$ to 10 V		30	42	nC
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0 \text{ V to } 6 \text{ V} \text{ V}_{DD} = 75 \text{ V}$		19	27	nC
Q _{gs}	Gate to Source Charge	I _D = 9.3 A		9.7		nC
Q _{gd}	Gate to Drain "Miller" Charge			5.6		nC
Drain-So	urce Diode Characteristics					
V	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 9.3 A$ (Note 2)		0.8	1.3	- V
V _{SD}	$V_{GS} = 0 \text{ V}, I_S = 2.6 \text{ A}$			0.7	1.2	
t _{rr}	Reverse Recovery Time	$I_{-} = 9.3 \text{ A} \text{ di/dt} = 100 \text{ A/us}$		79	126	ns
Q _{rr}	Reverse Recovery Charge	— I _F = 9.3 A, di/dt = 100 A/μs		126	176	nC

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Top Source)	2.5	
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	1.0	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1c)	27	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1d)	34	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1e)	16	°C 11/
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1f)	19	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1g)	26	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1h)	61	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	16	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	23	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	11	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1I)	13	

NOTES:


1. R_{8JA} is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R_{8JC} is guaranteed by design while R_{8CA} is determined by the user's board design.



2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty cycle < 2.0%.


- 3. E_{AS} of 294 mJ is based on starting T_J = 25 °C; N-ch: L = 3 mH, I_{AS} = 14 A, V_{DD} = 150 V, V_{GS} = 10 V. 100% test at L = 0.1 mH, I_{AS} = 42 A.
- 4. Pulsed Id limited by junction temperature, td<=10uS, please refer to SOA curve for more details.

FDMS86200DC N-Channel Dual CoolTM 56 Shielded Gate PowerTrench[®] MOSFET





FDMS86200DC N-Channel Dual CoolTM 56 Shielded Gate PowerTrench[®] MOSFET

©2012 Fairchild Semiconductor Corporation FDMS86200DC Rev. 1.4



FDMS86200DC N-Channel Dual CoolTM 56 Shielded Gate PowerTrench[®] MOSFET





ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC