

# MOSFET - N-Channel, POWERTRENCH®, 80 V FDS3580

## **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC-DC converters using either synchronous or conventional switching PWM controllers.

These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable  $R_{DS(ON)}$  specifications.

The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC-DC power supply designs with higher overall efficiency.

#### **Features**

- 7.6 A, 80 V:
  - $R_{DS(ON)} = 0.029 \Omega @ V_{GS} = 10 V$
  - $R_{DS(ON)} = 0.033 \Omega @ V_{GS} = 6 V$
- Low Gate Charge (34 nC Typical)
- Fast Switching Speed
- High Performance Trench Technology for Extremely Low R<sub>DS(ON)</sub>
- High Power and Current Handling Capability
- Pb-Free and Halide Free

## **ABSOLUTE MAXIMUM RATINGS**

(T<sub>A</sub> = 25°C unless otherwise noted.)

Symbol	Parameter	Ratings	Unit
$V_{DSS}$	Drain-Source Voltage	80	V
V <sub>GSS</sub>	Gate-Source Voltage	±20	V
I <sub>D</sub>	Drain Current Continuous (Note 1a) Pulsed	7.6 50	Α
P <sub>D</sub>	Power Dissipation for Single Operation (Note 1a) (Note 1b) (Note 1c)	2.5 1.2 1	W
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# THERMAL CHARACTERISTICS


Symbol	Parameter	Value	Unit
$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	50	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	25	°C/W



SOIC8 CASE 751EB



#### **MARKING DIAGRAM**



&Z = Assembly Plant Code &2 = Date Code (Year & Week) &K = Lot Traceability Code FDS3580 = Specific Device Code

## **ORDERING INFORMATION**

Device	Package	Shipping
FDS3580	SOIC8 (Pb-Free)	2,500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## FDS3580


## **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted.)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
DRAIN-SO	URCE AVALANCHE RATINGS (Note 2)					
W <sub>DSS</sub>	Single Pulse Drain-Source Avalanche Energy	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 7.6 A	-	_	245	mJ
I <sub>AR</sub>	Maximum Drain-Source Avalanche Curre	ent	-	-	7.6	Α
OFF CHAR	ACTERISTICS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	80	-	_	V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	-	81	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 64 V, V <sub>GS</sub> = 0 V	-	-	1	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V	-	-	100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	-100	nA
ON CHARA	CTERISTICS (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2	2.5	4	V
$\Delta V_{GS(th)}$ / $\Delta T_J$	Gate Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	-	-7	_	mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 7.6 A V <sub>GS</sub> = 10 V, I <sub>D</sub> = 7.6 A, T <sub>J</sub> = 125°C V <sub>GS</sub> = 6 V, I <sub>D</sub> = 7 A	- - -	0.022 0.037 0.024	0.029 0.055 0.033	Ω
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 5 V	30	-	-	Α
9FS	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 7.6 A	-	28	-	S
DYNAMIC (	CHARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	-	1800	-	pF
C <sub>oss</sub>	Output Capacitance	_	-	180	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	90	-	pF
SWITCHING	G CHARACTERISTICS (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 1 A,	-	13	26	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	_	8	20	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	34	60	ns
t <sub>f</sub>	Turn-Off Fall Time		-	16	30	ns
Qg	Total Gate Charge	$V_{DS} = 40 \text{ V}, I_D = 7.6 \text{ A},$	-	34	46	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 10 V	-	6.1	-	nC
Q <sub>gd</sub>	Gate-Drain Charge		-	6.9	_	nC
	URCE DIODE CHARACTERISTICS AND I	MAXIMUM RATINGS				
I <sub>S</sub>	Maximum Continuous Drain-Source Diod	e Forward Current	-	-	2.1	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.1 A (Note 2)	_	0.74	1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

### NOTES:

1.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 50°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz. copper.



b) 105°C/W when mounted on a 0.04 in² pad of 2 oz. copper.




c) 125°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper.

2. Pulse Test: Pulse Width  $\leq$  300  $\mu s,$  Duty Cycle  $\leq$  2.0%.

## FDS3580

## **TYPICAL CHARACTERISTICS**






Figure 3. On-Resistance Variation with Temperature

Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

1.2

1.4

## FDS3580

## TYPICAL CHARACTERISTICS (Continued)




Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.



# CASE 751EB **ISSUE A DATE 24 AUG 2017** ·4.90±0.10 → -0.65(0.635)В 6.00±0.20 5.60 3.90±0.10 PIN ONE **INDICATOR** 1.27 1.27 0.25(M) LAND PATTERN RECOMMENDATION В SEE DETAIL A 0.175±0.075 0.22±0.03 С 1.75 MAX 0.10 0.42±0.09 OPTION A - BEVEL EDGE $(0.43) \times 45^{\circ}$ R0.10 GAGE PLANE OPTION B - NO BEVEL EDGE R0.10-0.25 NOTES: A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA. B) ALL DIMENSIONS ARE IN MILLIMETERS. **SEATING PLANE** C) DIMENSIONS DO NOT INCLUDE MOLD 0.65±0.25 FLASH OR BURRS. D) LANDPATTERN STANDARD: SOIC127P600X175-8M (1.04)**DETAIL** À SCALE: 2:1 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DOCUMENT NUMBER:** 98AON13735G

SOIC8

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DESCRIPTION:** 

SOIC8

PAGE 1 OF 1

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales