# MOSFET – N-Channel, POWERTRENCH®, 80 V

FDS3580

SOIC8
CASE 751EB

General Description

This N−Channel MOSFET has been designed specifically to improve the overall efficiency of DC−DC converters using either synchronous or conventional switching PWM controllers.

These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable $R_{DS(ON)}$ specifications.

The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC−DC power supply designs with higher overall efficiency.

Features

- 7.6 A, 80 V:
  - $R_{DS(ON)}$ = 0.029 Ω @ V_{GS} = 10 V
  - $R_{DS(ON)}$ = 0.033 Ω @ V_{GS} = 6 V
- Low Gate Charge (34 nC Typical)
- Fast Switching Speed
- High Performance Trench Technology for Extremely Low $R_{DS(ON)}$
- High Power and Current Handling Capability
- Pb−Free and Halide Free

ABSOLUTE MAXIMUM RATINGS

(T_A = 25°C unless otherwise noted.)

| Symbol	Parameter	Ratings	Unit
V_{DSS}	Drain−Source Voltage	80	V
V_{GSS}	Gate−Source Voltage	±20	V
I_D	Drain Current Continuous (Note 1a) Pulsed	 7.6 50	A
P_D	Power Dissipation for Single Operation (Note 1a) (Note 1b) (Note 1c)	 2.5 1.2 1	W
T_J, T_{stg}	Operating and Storage Junction Temperature Range	−55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{\theta JA}$	Thermal Resistance, Junction−to−Ambient (Note 1a)	50	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction−to−Case (Note 1)	25	°C/W

MARKING DIAGRAM

&Z	=	Assembly Plant Code
&2	=	Date Code (Year & Week)
&K	=	Lot Traceability Code
FDS3580	=	Specific Device Code

ORDERING INFORMATION

Device	Package	Shipping
FDS3580	SOIC8 (Pb−Free)	2,500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

November, 2023 – Rev. 4

Publication Order Number:
FDS3580/D

FDS3580

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.)

| Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
DRAIN−SOURCE AVALANCHE RATINGS (Note 2)						
W_{DSS}	Single Pulse Drain−Source Avalanche Energy	V_{DD} = 40 V, I_D = 7.6 A	−	−	245	mJ
I_{AR}	Maximum Drain−Source Avalanche Current		−	−	7.6	A
OFF CHARACTERISTICS						
BV_{DSS}	Drain−Source Breakdown Voltage	V_{GS} = 0 V, I_D = 250 μA	80	−	−	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, Referenced to 25°C	−	81	−	mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 64 V, V_{GS} = 0 V	−	−	1	μA
I_{GSSF}	Gate−Body Leakage, Forward	V_{GS} = 20 V, V_{DS} = 0 V	−	−	100	nA
I_{GSSR}	Gate−Body Leakage, Reverse	V_{GS} = −20 V, V_{DS} = 0 V	−	−	−100	nA
ON CHARACTERISTICS (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250 μA	2	2.5	4	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μA, Referenced to 25°C	−	−7	−	mV/°C
$R_{DS(on)}$	Static Drain−Source On−Resistance	V_{GS} = 10 V, I_D = 7.6 A V_{GS} = 10 V, I_D = 7.6 A, T_J = 125°C V_{GS} = 6 V, I_D = 7 A	− − −	0.022 0.037 0.024	0.029 0.055 0.033	Ω
$I_{D(on)}$	On−State Drain Current	V_{GS} = 10 V, V_{DS} = 5 V	30	−	−	A
g_{FS}	Forward Transconductance	V_{DS} = 5 V, I_D = 7.6 A	−	28	−	S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	V_{DS} = 25 V, V_{GS} = 0 V, f = 1.0 MHz	−	1800	−	pF
C_{oss}	Output Capacitance		−	180	−	pF
C_{rss}	Reverse Transfer Capacitance		−	90	−	pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{d(on)}$	Turn−On Delay Time	V_{DD} = 40 V, I_D = 1 A, V_{GS} = 10 V, R_{GEN} = 6 Ω	−	13	26	ns
t_r	Turn−On Rise Time		−	8	20	ns
$t_{d(off)}$	Turn−Off Delay Time		−	34	60	ns
t_f	Turn−Off Fall Time		−	16	30	ns
Q_g	Total Gate Charge	V_{DS} = 40 V, I_D = 7.6 A, V_{GS} = 10 V	−	34	46	nC
Q_{gs}	Gate−Source Charge		−	6.1	−	nC
Q_{gd}	Gate−Drain Charge		−	6.9	−	nC
DRAIN−SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Drain−Source Diode Forward Current		−	−	2.1	A
V_{SD}	Drain−Source Diode Forward Voltage	V_{GS} = 0 V, I_S = 2.1 A (Note 2)	−	0.74	1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:
1. $R_{\theta JA}$ is the sum of the junction−to−case and case−to−ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.

a) 50°C/W when mounted on a 1 in^2 pad of 2 oz. copper.

b) 105°C/W when mounted on a 0.04 in^2 pad of 2 oz. copper.

c) 125°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper.

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FDS3580

## TYPICAL CHARACTERISTICS

Figure 1. On−Region Characteristic

Figure 2. On−Resistance Variation
with Drain Current and Gate Voltage

Figure 3. On−Resistance Variation
with Temperature

Figure 4. On−Resistance Variation
with Gate−to−Source Voltage

Figure 5. Transfer Characteristics

Figure 6. Body Diode Forward Voltage Variation
with Source Current and Temperature

## TYPICAL CHARACTERISTICS (Continued)

Figure 7. Gate−Charge Characteristics

Figure 8. Capacitance Characteristics

Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Maximum Power Dissipation

Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1c.
Transient thermal response will change depending on the circuit board design.

SOIC8
CASE 751EB
ISSUE A

DATE 24 AUG 2017

4.90±0.10 [A]

(0.635)

8   5

[B]

6.00±0.20

3.90±0.10

PIN ONE
INDICATOR

1   4

1.27

⊕ | 0.25 Ⓜ | C | B | A

0.65

1.75

5.60

1.27

LAND PATTERN RECOMMENDATION

0.175±0.075

1.75 MAX

[C]

0.42±0.09

⌒ | 0.10

SEE DETAIL A

0.22±0.03

OPTION A - BEVEL EDGE

OPTION B - NO BEVEL EDGE

(0.43) x 45°

R0.10

GAGE PLANE

R0.10

0.25

8°
0°

0.65±0.25

SEATING PLANE

(1.04)

DETAIL A
SCALE: 2:1

NOTES:
A) THIS PACKAGE CONFORMS TO JEDEC
    MS-012, VARIATION AA.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS DO NOT INCLUDE MOLD
    FLASH OR BURRS.
D) LANDPATTERN STANDARD: SOIC127P600X175-8M

DOCUMENT NUMBER:	**98AON13735G**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	**SOIC8**		**PAGE 1 OF 1**

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical–documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales

◊