MOSFET - P-Channel, Logic Level, POWERTRENCH®

FDS4435A

General Description

This P-Channel Logic Level MOSFET is produced using ON Semiconductor's advanced POWERTRENCH process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge superior switching performance.

These devices are well suited for notebook computer applications: load switching and power management, battery charging circuits, and DC/DC conversion.

Features

- -9 A, -30 V. $R_{DS(ON)} = 0.017 \Omega$ @ $V_{GS} = -10 V$ $R_{DS(ON)} = 0.025 \Omega @ V_{GS} = -4.5 V$
- Low Gate Charge (21 nC Typical).
- High Performance Trench Technology for Extremely Low RDS(ON)
- High Power and Current Handling Capability
- This Device is Pb-Free and RoHS Compliant

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V _{DS}	Drain-Source Voltage	-30	V
V_{GSS}	Gate-Source Voltage	±20	(A)
I _D	Drain Current - Continuous (Note 1a) - Pulsed	-9 -50	A
P _D	Power Dissipation (Note 1a) for Single Operation (Note 1b) (Note 1c)	2.5 1.2	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Note 1)	25	°C/W



ON Semiconductor®

www.onsemi.com




MARKING DIAGRAM



= Specific Device Code = Assembly Site = Wafer Lot Number

= Assembly Start Week

ELECTRICAL CONNECTION



ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.


FDS4435A


ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
FF CHARA	I CTERISTICS	1	<u> </u>			<u> </u>
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-30	-	-	V
ΔBV_{DSS}	Breakdown Voltage Temperature Coefficient	I _D = -250 μA, Referenced to 25°C	_	-26	_	mV/°C
$\frac{\Delta T_{J}}{\Delta T_{J}}$		·				
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -24 V, V _{GS} = 0 V	-	-	-1	μΑ
		T _J = 125°C	-	-	-10	
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = -20 V, V _{DS} = 0 V	_	-	-100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = 20 V, V _{DS} = 0 V	-	-	100	nA
N CHARAC	CTERISTICS			•		•
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250 \mu A$	-1	-1.7	-2	V
$\Delta V_{GS(th)}$	Gate Threshold Voltage Temperature Coefficient	I _D = -250 μA, Referenced to 25°C	-	4.2	4-	mV/°C
ΔT_{J}				GIG		
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V}, I_D = -9 \text{ A}$		0.015	0.017	Ω
		$T_J = 125^{\circ}C$	·W	0.021	0.030	1
		$V_{GS} = -4.5 \text{ V}, I_D = -7 \text{ A}$	<u> </u>	0.023	0.025	1
9FS	Forward Transconductance	$V_{DS} = -10 \text{ V}, I_D = -9 \text{ A}$	-	25	-	S
YNAMIC C	HARACTERISTICS	FOR		,7		
C _{iss}	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}$ f = 1.0 MHz	7/7	2010	_	pF
C _{oss}	Output Capacitance	T = 1.0 MHZ	_	590	-	pF
C _{rss}	Reverse Transfer Capacitance	V _{DS} = -15 V, V _{GS} = 0 V f = 1.0 MHz	-	260	-	pF
WITCHING	CHARACTERISTICS	Jui. 1 4 141				
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, I_{D} = -1 \text{ A}$ $V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$	_	12	22	ns
t _r	Turn-On Rise Time	VGS = -10 V, HGEN = 0 52	_	15	27	ns
t _{d(off)}	Turn-Off Delay Time		_	100	140	ns
t _f	Turn-Off Fall Time		_	55	80	ns
Q_g	Total Gate Charge	$V_{DS} = -15 \text{ V}, I_{D} = -9 \text{ A}$ $V_{GS} = -5 \text{ V}$	_	21	30	nC
Q_{gs}	Gate-Source Charge	V _{GS} = -5 V	_	6	_	nC
Q_{gd}	Gate-Drain Charge		_	8	_	nC
RAIN-SOU	RCE DIODE CHARACTERISTICS AND MAXIMU	M RATINGS				
I _S	Maximum Continuous Drain-Source Diode Forwa	rd Current	-	-	-2.1	Α
V_{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = -2.1 A (Note 2)	_	-0.75	-1.2	V
t _{rr}	Source-Drain Reverse Recovery Time	$I_F = -10 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{S}$	-	36	80	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{1.} R_{0JA} is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.







2. Pulse Test Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%

FDS4435A

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics





Figure 2. On-Resistance Variation with Drain **Current and Gate Voltage**






Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

FDS4435A

TYPICAL CHARACTERISTICS (continued)




Figure 7. Gate-Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1c. Transient themal response will change depending on the circuit board design.

ORDERING INFORMATION

Device Marking	Device	Package Type	Reel Size	Tape Width	Shipping [†]
FDS4435A	FDS4435A	SOIC8 (Pb-Free)	13"	12 mm	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



CASE 751EB **ISSUE A DATE 24 AUG 2017** ·4.90±0.10 → -0.65(0.635)В 6.00±0.20 5.60 3.90±0.10 PIN ONE **INDICATOR** 1.27 1.27 0.25(M) LAND PATTERN RECOMMENDATION В SEE DETAIL A 0.175±0.075 0.22±0.03 С 1.75 MAX 0.10 0.42±0.09 OPTION A - BEVEL EDGE $(0.43) \times 45^{\circ}$ R0.10 GAGE PLANE OPTION B - NO BEVEL EDGE R0.10-0.25 NOTES: A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA. B) ALL DIMENSIONS ARE IN MILLIMETERS. **SEATING PLANE** C) DIMENSIONS DO NOT INCLUDE MOLD 0.65±0.25 FLASH OR BURRS. D) LANDPATTERN STANDARD: SOIC127P600X175-8M (1.04)**DETAIL** À SCALE: 2:1 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DOCUMENT NUMBER:** 98AON13735G

SOIC8

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DESCRIPTION:

SOIC8

PAGE 1 OF 1

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales