## www.onsemi.com

# **FDS86240** N-Channel Shielded Gate PowerTrench<sup>®</sup> MOSFET 150 V, 7.5 A, 19.8 m $\Omega$

## Features

- Shielded Gate MOSFET Technology
- Max  $r_{DS(on)}$  = 19.8 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 7.5 A
- Max  $r_{DS(on)}$  = 26 m $\Omega$  at  $V_{GS}$  = 6 V,  $I_D$  = 6.4 A
- High Performance Trench Technology for Extremely Low <sup>r</sup>DS(on)
- High Power and Current Handling Capability in a Widely Used Surface Mount Package
- 100% UIL Tested
- RoHS Compliant




# **General Description**


This N-Channel MOSFET is produced using ON Semiconductor's advanced PowerTrench<sup>®</sup> process that incorporates Shielded Gate technology. This process has been optimized for  $r_{DS(on)}$ , switching performance and ruggedness.

**ON Semiconductor®** 

## Applications

- DC/DC Converters and Off-Line UPS
- Distributed Power Architectures and VRMs
- Primary Switch for 24 V and 48 V Systems
- High Voltage Synchronous Rectifier





# MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted.

Symbol	Parameter			Ratings	Units	
V <sub>DS</sub>	Drain to Source Voltage			150	V	
V <sub>GS</sub>	Gate to Source Voltage			±20	V	
I <sub>D</sub>	Drain Current -Continuous			7.5	•	
	-Pulsed		(Note 4)	199	Α	
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	220	mJ	
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25 °C	(Note 1)	5.0	W	
	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	2.5	vv	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150	°C	

# **Thermal Characteristics**

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	(Note 1)	25	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	50	C/W

# Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDS86240	FDS86240	SO-8	13 "	12 mm	2500 units


Symbol	Parameter	Test Con	ditions	Min.	Тур.	Max.	Units
Off Chara	acteristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V		150			V
ΔΒV <sub>DS</sub> S ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$ , referenced to 25 °C			105		mV/°C
IDSS	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 120 V, V <sub>GS</sub> = 0 V				1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$				±100	nA
On Chara	acteristics						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \ \mu A$		2	2.7	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C			-11		mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 7.5 A			17.3	19.8	mΩ
		$V_{GS} = 6 \text{ V}, \ \text{I}_{D} = 6.4 \text{ A}$			19.7	26	
		$V_{GS} = 10 \text{ V}, I_D = 7.$		30.8	35.3		
9fs	Forward Transconductance	$V_{DS} = 10 \text{ V}, \ I_{D} = 7.$	5 A		26		S
Dynamic	Characteristics						
C <sub>iss</sub>	Input Capacitance	– V <sub>DS</sub> = 75 V, V <sub>GS</sub> = 0 V, – f = 1 MHz			1930	2570	pF
C <sub>oss</sub>	Output Capacitance				198	265	pF
C <sub>rss</sub>	Reverse Transfer Capacitance				8.3	15	pF
R <sub>g</sub>	Gate Resistance				0.84		Ω
Switchin	g Characteristics						
t <sub>d(on)</sub>	Turn-On Delay Time				14	26	ns
t <sub>r</sub>	Rise Time	$V_{DD}$ = 75 V, I <sub>D</sub> = 7.5 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω			4.2	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time				24	39	ns
t <sub>f</sub>	Fall Time				4.9	10	ns
	Total Gate Charge	$V_{GS} = 0 V \text{ to } 10 V$			28	40	nC
•					16	22	nC
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 V \text{ to } 5 V$	V <sub>DD</sub> = 75 V,		10	~~	
Q <sub>g(TOT)</sub> Q <sub>g(TOT)</sub>	•	$V_{GS} = 0 V \text{ to } 5 V$	V <sub>DD</sub> = 75 V, I <sub>D</sub> = 7.5 A		7.6	~~~	nC
Q <sub>g(TOT)</sub> Q <sub>g(TOT)</sub> Q <sub>gs</sub>	Total Gate Charge	$V_{GS} = 0 V \text{ to } 5 V$			-		-
$Q_{g(TOT)}$ $Q_{g(TOT)}$ $Q_{gs}$ $Q_{gd}$	Total Gate Charge     Gate to Source Charge     Gate to Drain "Miller" Charge	V <sub>GS</sub> = 0 V to 5 V			7.6		nC
$Q_{g(TOT)}$ $Q_{g(TOT)}$ $Q_{gs}$ $Q_{gd}$	Total Gate Charge   Gate to Source Charge	$V_{GS} = 0 V \text{ to } 5 V$	I <sub>D</sub> = 7.5 A		7.6	1.3	nC

t<sub>rr</sub> Q<sub>rr</sub>

NOTES:

1. R<sub>0,JA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0,JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.

 $I_F = 7.5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$ 




2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.

3. Starting T<sub>J</sub> = 25 °C, L = 1 mH, I<sub>AS</sub> = 21 Å, V<sub>DD</sub> = 135 V, V<sub>GS</sub> = 10 V. 4. Pulsed Id please refer to Fig 11 SOA graph for more details.

Reverse Recovery Time

Reverse Recovery Charge

a) 50 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 125 °C/W when mounted on a minimum pad.

75


109


120


175

ns

nC









ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC