

Description

- ★ Advanced Trench MOS technology
- ★ 100% EAS Guaranteed
- ★ Green Device Available

Product Summary




BVDSS	RDS(ON)	ID
30V	28mΩ	7A
-30V	32mΩ	-7A

Applications

- ★ Synchronous Rectification.
- ★ Motor Control.
- ★ Fan Application

PRPAK3X3 NEP Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
V _{DS}	Drain-Source Voltage	30	-30	V
V _{GS}	Gate-Source Voltage	±20	±20	V
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	7	-7	A
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 10V ¹	5	-5	A
I _{DM}	Pulsed Drain Current ²	20	-18	A
EAS	Single Pulse Avalanche Energy ³	8.1	45	mJ
I _{AS}	Avalanche Current	12.7	-30	A
P _D @T _A =25°C	Total Power Dissipation ⁴	2.5	2.5	W
T _{STG}	Storage Temperature Range	-55 to 150	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-Ambient ¹	---	85	°C/W
R _{θJA}	Thermal Resistance Junction-Ambient ¹ (t<=10sec)	---	50	°C/W

N-Channel Electrical Characteristics ($T_J=25\text{ }^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	30	---	---	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{GS}=10\text{V}$, $I_D=6\text{A}$	---	---	28	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$, $I_D=4\text{A}$	---	---	40	
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=250\mu\text{A}$	1.0	---	2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=24\text{V}$, $V_{GS}=0\text{V}$, $T_J=25\text{ }^{\circ}\text{C}$	---	---	1	uA
		$V_{DS}=24\text{V}$, $V_{GS}=0\text{V}$, $T_J=55\text{ }^{\circ}\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=5\text{V}$, $I_D=6\text{A}$	---	12.8	---	S
R_g	Gate Resistance	$V_{DS}=0\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$	---	2.3	---	Ω
Q_g	Total Gate Charge (4.5V)	$V_{DS}=20\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=6\text{A}$	---	5	---	nC
Q_{gs}	Gate-Source Charge		---	1.11	---	
Q_{gd}	Gate-Drain Charge		---	2.61	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=12\text{V}$, $V_{GS}=10\text{V}$, $R_G=3.3\Omega$ $I_D=6\text{A}$	---	7.7	---	ns
T_r	Rise Time		---	46	---	
$T_{d(off)}$	Turn-Off Delay Time		---	11	---	
T_f	Fall Time		---	3.6	---	
C_{iss}	Input Capacitance	$V_{DS}=15\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$	---	416	---	pF
C_{oss}	Output Capacitance		---	62	---	
C_{rss}	Reverse Transfer Capacitance		---	51	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0\text{V}$, Force Current	---	---	7	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0\text{V}$, $I_S=1\text{A}$, $T_J=25\text{ }^{\circ}\text{C}$	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=25\text{V}$, $V_{GS}=10\text{V}$, $L=0.1\text{mH}$, $I_{AS}=12.7\text{A}$
- 4.The power dissipation is limited by $150\text{ }^{\circ}\text{C}$ junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

P-Channel Electrical Characteristics ($T_J=25\text{ }^{\circ}\text{C}$, unless otherwise noted)







Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=-250\mu\text{A}$	-30	---	---	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{GS}=-10\text{V}$, $I_D=-6\text{A}$	---	---	32	$\text{m}\Omega$
		$V_{GS}=-4.5\text{V}$, $I_D=-4\text{A}$	---	---	56	
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=-250\mu\text{A}$	-1.0	---	-2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=-24\text{V}$, $V_{GS}=0\text{V}$, $T_J=25\text{ }^{\circ}\text{C}$	---	---	1	uA
		$V_{DS}=-24\text{V}$, $V_{GS}=0\text{V}$, $T_J=55\text{ }^{\circ}\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=-5\text{V}$, $I_D=-6\text{A}$	---	12.6	---	S
R_g	Gate Resistance	$V_{DS}=0\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$		15	---	Ω
Q_g	Total Gate Charge (-4.5V)	$V_{DS}=-20\text{V}$, $V_{GS}=-4.5\text{V}$, $I_D=-6\text{A}$	---	9.8	---	nC
Q_{gs}	Gate-Source Charge		---	2.2	---	
Q_{gd}	Gate-Drain Charge		---	3.4	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=-24\text{V}$, $V_{GS}=-10\text{V}$, $R_G=3.3\Omega$, $I_D=-1\text{A}$	---	16.4	---	ns
T_r	Rise Time		---	20.2	---	
$T_{d(off)}$	Turn-Off Delay Time		---	55	---	
T_f	Fall Time		---	10	---	
C_{iss}	Input Capacitance	$V_{DS}=-15\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$	---	930	---	pF
C_{oss}	Output Capacitance		---	148	---	
C_{rss}	Reverse Transfer Capacitance		---	115	---	






Diode Characteristics







Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0\text{V}$, Force Current	---	---	-7	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0\text{V}$, $I_s=-1\text{A}$, $T_J=25\text{ }^{\circ}\text{C}$	---	---	-1.2	V






Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=-25\text{V}$, $V_{GS}=-10\text{V}$, $L=0.1\text{mH}$, $I_{AS}=-30\text{A}$
- 4.The power dissipation is limited by $150\text{ }^{\circ}\text{C}$ junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

N-Channel Typical Characteristics

Fig.1 Typical Output Characteristics

Fig.3 Source Drain Forward Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs T_J

Fig.2 On-Resistance vs G-S Voltage

Fig.4 Gate-Charge Characteristics

Fig.6 Normalized $R_{DS(on)}$ vs T_J


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Switching Waveform

P-Channel Typical Characteristics

Fig.1 Typical Output Characteristics

Fig.3 Source Drain Forward Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs T_J

Fig.2 On-Resistance vs G-S Voltage

Fig.4 Gate-Charge Characteristics

Fig.6 Normalized R_{DSON} vs T_J


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Switching Waveform