


**Features**



- Advanced Trench MOS Technology
- Super Low Gate Charge
- 100% EAS Guaranteed
- Green Device Available

**Product Summary**

BVDSS	RDS(ON)	ID
40V	30mΩ	7.3A
-40V	45mΩ	-6.2A

**Applications**

- Mobile Equipment.
- DC Motor Control.

**PRPAK3X3 NEP Pin Configuration**

**Absolute Maximum Ratings**

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
V <sub>DS</sub>	Drain-Source Voltage	40	-40	V
V <sub>GS</sub>	Gate-Source Voltage	±20	±20	V
I <sub>D</sub> @T <sub>A</sub> =25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	7.3	-6.2	A
I <sub>D</sub> @T <sub>A</sub> =70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	5.8	-5.0	A
I <sub>DM</sub>	Pulsed Drain Current <sup>2</sup>	14.6	-13.2	A
EAS	Single Pulse Avalanche Energy <sup>3</sup>	15.8	36	mJ
I <sub>AS</sub>	Avalanche Current	17.8	-27.2	A
P <sub>D</sub> @T <sub>A</sub> =25°C	Total Power Dissipation <sup>4</sup>	2.6	2.6	W
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	-55 to 150	°C
T <sub>J</sub>	Operating Junction Temperature Range	-55 to 150	-55 to 150	°C

**Thermal Data**

Symbol	Parameter	Typ.	Max.	Unit
R <sub>θJA</sub>	Thermal Resistance Junction-Ambient <sup>1</sup>	---	83	°C/W
R <sub>θA</sub>	Thermal Resistance Junction-Case <sup>1</sup> (t<=10sec)	---	48	°C/W

N-Channel Electrical Characteristics ( $T_J=25^\circ C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	40	---	---	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=10V, I_D=6A$	---	---	30	$m\Omega$
		$V_{GS}=4.5V, I_D=4A$	---	---	50	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	1.0	1.5	2.5	V
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=32V, V_{GS}=0V, T_J=25^\circ C$	---	---	1	$\mu A$
		$V_{DS}=32V, V_{GS}=0V, T_J=55^\circ C$	---	---	5	
$I_{GSS}$	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	$\pm 100$	$nA$
$R_g$	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1MHz$	---	2.6	---	$\Omega$
$Q_g$	Total Gate Charge (4.5V)	$V_{DS}=20V, V_{GS}=4.5V, I_D=6A$	---	5.5	---	$nC$
$Q_{gs}$	Gate-Source Charge		---	1.25	---	
$Q_{gd}$	Gate-Drain Charge		---	2.5	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=20V, V_{GS}=10V, R_G=3.3\Omega$	---	8.9	---	$ns$
$T_r$	Rise Time		---	2.2	---	
$T_{d(off)}$	Turn-Off Delay Time		---	41	---	
$T_f$	Fall Time		---	2.7	---	
$C_{iss}$	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, f=1MHz$	---	593	---	$pF$
$C_{oss}$	Output Capacitance		---	76	---	
$C_{rss}$	Reverse Transfer Capacitance		---	56	---	

## Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_s$	Continuous Source Current <sup>1,5</sup>	$V_G=V_D=0V$ , Force Current	---	---	7.3	A
$V_{SD}$	Diode Forward Voltage <sup>2</sup>	$V_{GS}=0V, I_s=1A, T_J=25^\circ C$	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu s$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is  $V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=17.8A$
- 4.The power dissipation is limited by  $150^\circ C$  junction temperature
- 5.The data is theoretically the same as  $I_D$  and  $I_{DM}$  , in real applications , should be limited by total power dissipation.

P-Channel Electrical Characteristics ( $T_J=25^\circ C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-40	---	---	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=-10V, I_D=-6A$	---	---	45	$m\Omega$
		$V_{GS}=-4.5V, I_D=-4A$	---	---	70	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=-250\mu A$	-1.0	-1.6	-2.5	V
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=-32V, V_{GS}=0V, T_J=25^\circ C$	---	---	1	A
		$V_{DS}=-32V, V_{GS}=0V, T_J=55^\circ C$	---	---	5	
$I_{GSS}$	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	$\pm 100$	nA
$R_g$	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1MHz$	---	18	---	$\Omega$
$Q_g$	Total Gate Charge (-4.5V)	$V_{DS}=-20V, V_{GS}=-4.5V, I_D=-6A$	---	9	---	nC
$Q_{gs}$	Gate-Source Charge		---	2.54	---	
$Q_{gd}$	Gate-Drain Charge		---	3.1	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=-15V, V_{GS}=-10V, R_G=3.3\Omega, I_D=-1A$	---	19.2	---	ns
$T_r$	Rise Time		---	12.8	---	
$T_{d(off)}$	Turn-Off Delay Time		---	48.6	---	
$T_f$	Fall Time		---	4.6	---	
$C_{iss}$	Input Capacitance	$V_{DS}=-15V, V_{GS}=0V, f=1MHz$	---	1004	---	pF
$C_{oss}$	Output Capacitance		---	108	---	
$C_{rss}$	Reverse Transfer Capacitance		---	80	---	

## Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_s$	Continuous Source Current <sup>1,5</sup>	$V_G=V_D=0V$ , Force Current	---	---	-6.2	A
$V_{SD}$	Diode Forward Voltage <sup>2</sup>	$V_{GS}=0V, I_s=-1A, T_J=25^\circ C$	---	---	-1	V

Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu s$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is  $V_{DD}=-25V, V_{GS}=-10V, L=0.1mH, I_{AS}=-27.2A$
- 4.The power dissipation is limited by  $150^\circ C$  junction temperature
- 5.The data is theoretically the same as  $I_D$  and  $I_{DM}$  , in real applications , should be limited by total power dissipation.

## N-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics of Reverse



Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$ 

Fig.2 On-Resistance vs. G-S Voltage
















Fig.4 Gate-Charge Characteristics

Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$


**Fig.7 Capacitance**

**Fig.8 Safe Operating Area**

**Fig.9 Normalized Maximum Transient Thermal Impedance**

**Fig.10 Switching Time Waveform**

**Fig.11 Unclamped Inductive Switching Wave**

**P-Channel Typical Characteristics****Fig.1 Typical Output Characteristics****Fig.3 Forward Characteristics of Reverse****Fig.5 Normalized  $V_{GS(th)}$  v.s  $T_J$** **N-Ch and P-Ch Fast Switching MOSFETs****Fig.2 On-Resistance v.s Gate-Source****Fig.4 Gate-Charge Characteristics****Fig.6 Normalized  $R_{DS(on)}$  v.s  $T_J$**




Fig.7 Capacitance

## N-Ch and P-Ch Fast Switching MOSFETs




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Waveform