



- ★ Super Low Gate Charge
- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology



**Product Summary**

BVDSS	RDSON	ID
-60V	140mΩ	-12A

**Description**

The FKD6101 is the high cell density trenched P-ch MOSFETs, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The FKD6101 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

**TO252 Pin Configuration**

**Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	-60	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-12	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-8	A
$I_{DM}$	Pulsed Drain Current <sup>2</sup>	-25	A
EAS	Single Pulse Avalanche Energy <sup>3</sup>	20	mJ
$I_{AS}$	Avalanche Current	-20	A
$P_D @ T_C = 25^\circ C$	Total Power Dissipation <sup>4</sup>	42	W
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ C$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ C$

**Thermal Data**

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient <sup>1</sup>	---	62	$^\circ C/W$
$R_{\theta JC}$	Thermal Resistance Junction-Case <sup>1</sup>	---	3	$^\circ C/W$



**Electrical Characteristics (T<sub>J</sub>=25 °C, unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250uA	-60	---	---	V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-5A	---	---	140	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4A	---	---	190	
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =-250uA	-1.2	---	-2.5	V
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =-48V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	---	---	1	uA
		V <sub>DS</sub> =-48V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C	---	---	5	
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	---	---	±100	nA
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =-5V, I <sub>D</sub> =-5A	---	5.8	---	S
Q <sub>g</sub>	Total Gate Charge (-4.5V)	V <sub>DS</sub> =-20V, V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-5A	---	5.85	---	nC
Q <sub>gs</sub>	Gate-Source Charge		---	2.9	---	
Q <sub>gd</sub>	Gate-Drain Charge		---	1.8	---	
T <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =-12V, V <sub>GS</sub> =-10V, R <sub>G</sub> =3.3Ω, I <sub>D</sub> =-5A	---	10	---	ns
T <sub>r</sub>	Rise Time		---	17	---	
T <sub>d(off)</sub>	Turn-Off Delay Time		---	22	---	
T <sub>f</sub>	Fall Time		---	21	---	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V, F=1MHz	---	715	---	pF
C <sub>oss</sub>	Output Capacitance		---	51	---	
C <sub>rss</sub>	Reverse Transfer Capacitance		---	34	---	


**Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I <sub>S</sub>	Continuous Source Current <sup>1,5</sup>	V <sub>G</sub> =V <sub>D</sub> =0V, Force Current	---	---	-12	A
I <sub>SM</sub>	Pulsed Source Current <sup>2,5</sup>		---	---	-25	A
V <sub>SD</sub>	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V, I <sub>S</sub> =-1A, T <sub>J</sub> =25°C	---	---	-1.2	V


Note :

1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 20Z copper.
2. The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%
3. The EAS data shows Max. rating. The test condition is V<sub>DD</sub>=-25V, V<sub>GS</sub>=-10V, L=0.1mH, I<sub>AS</sub>=-15A
4. The power dissipation is limited by 150°C junction temperature
5. The data is theoretically the same as I<sub>D</sub> and I<sub>DM</sub>, in real applications, should be limited by total power dissipation.


### P-Channel Typical Characteristics




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs. G-S Voltage**




**Fig.3 Forward Characteristics of Reverse**



**Fig.4 Gate-Charge Characteristics**



**Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$**



**Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$**




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform