

- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary



BVDSS	RDS(ON)	ID
60V	40mΩ	20A
-60V	100mΩ	-12A

Description

The FKD6903 is the high performance complementary N-ch and P-ch MOSFETs with high cell density, which provide excellent RDS(ON) and gate charge for most of the synchronous buck converter applications.

The FKD6903 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-Channel	P-Channel	
V _{DS}	Drain-Source Voltage	60	-60	V
V _{GS}	Gate-Source Voltage	±20	±20	V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	20	-12	A
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	14	-8.5	A
I _{DM}	Pulsed Drain Current ²	60	-30	A
EAS	Single Pulse Avalanche Energy ³	22	29.8	mJ
I _{AS}	Avalanche Current	21	-24.4	A
P _D @T _C =25°C	Total Power Dissipation ⁴	50	50	W
T _{STG}	Storage Temperature Range	-55 to 175	-55 to 175	°C
T _J	Operating Junction Temperature Range	-55 to 175	-55 to 175	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-Ambient ¹	---	62	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	3	°C/W

N-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$	60	---	---	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}$, $I_D=15\text{A}$	---	---	40	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}$, $I_D=7\text{A}$	---	---	50	
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=250\mu\text{A}$	1.0	---	2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=48\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{\text{DS}}=48\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}$, $I_D=15\text{A}$	---	25.3	---	S
Q_g	Total Gate Charge (10V)	$V_{\text{DS}}=48\text{V}$, $V_{\text{GS}}=10\text{V}$, $I_D=15\text{A}$	---	19	---	nC
Q_{gs}	Gate-Source Charge		---	2.5	---	
Q_{gd}	Gate-Drain Charge		---	5	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=30\text{V}$, $V_{\text{GS}}=10\text{V}$, $R_G=3.3\Omega$	---	2.8	---	ns
T_r	Rise Time		---	16.6	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	21.2	---	
T_f	Fall Time		---	5.6	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=15\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	1027	---	pF
C_{oss}	Output Capacitance		---	65	---	
C_{rss}	Reverse Transfer Capacitance		---	46	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,6}	$V_G=V_D=0\text{V}$, Force Current	---	---	10	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_s=1\text{A}$, $T_J=25^\circ\text{C}$	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{\text{DD}}=25\text{V}$, $V_{\text{GS}}=10\text{V}$, $L=0.1\text{mH}$, $I_{\text{AS}}=21\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

P-Channel Electrical Characteristics ($T_J=25\text{ }^{\circ}\text{C}$, unless otherwise noted)







Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=-250\mu\text{A}$	-60	---	---	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=-10\text{V}$, $I_D=-10\text{A}$	---	---	100	$\text{m}\Omega$
		$V_{GS}=-4.5\text{V}$, $I_D=-5\text{A}$	---	---	125	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=-250\mu\text{A}$	-1.0	---	-2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=-48\text{V}$, $V_{GS}=0\text{V}$, $T_J=25\text{ }^{\circ}\text{C}$	---	---	1	uA
		$V_{DS}=-48\text{V}$, $V_{GS}=0\text{V}$, $T_J=55\text{ }^{\circ}\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=-5\text{V}$, $I_D=-4\text{A}$	---	8.7	---	S
Q_g	Total Gate Charge (-4.5V)	$V_{DS}=-12\text{V}$, $V_{GS}=-4.5\text{V}$, $I_D=-6\text{A}$	---	11.8	---	nC
Q_{gs}	Gate-Source Charge		---	1.9	---	
Q_{gd}	Gate-Drain Charge		---	6.5	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=-15\text{V}$, $V_{GS}=-10\text{V}$, $R_G=3.3\Omega$, $I_D=-1\text{A}$	---	8.8	---	ns
T_r	Rise Time		---	19.6	---	
$T_{d(off)}$	Turn-Off Delay Time		---	47.2	---	
T_f	Fall Time		---	9.6	---	
C_{iss}	Input Capacitance	$V_{DS}=-15\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$	---	1080	---	pF
C_{oss}	Output Capacitance		---	73	---	
C_{rss}	Reverse Transfer Capacitance		---	50	---	

Diode Characteristics






Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0\text{V}$, Force Current	---	---	-10	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0\text{V}$, $I_s=-1\text{A}$, $T_J=25\text{ }^{\circ}\text{C}$	---	---	-1	V







Note :






- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=-25\text{V}$, $V_{GS}=-10\text{V}$, $L=0.1\text{mH}$, $I_{AS}=-24.4\text{A}$
- 4.The power dissipation is limited by $150\text{ }^{\circ}\text{C}$ junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

N-Channel Typical Characteristics

Fig.1 Typical Output Characteristics

Fig.2 On-Resistance vs. G-S Voltage

Fig.3 Source Drain Forward Characteristics

Fig.4 Gate-Charge Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs. T_J

Fig.6 Normalized $R_{DS(on)}$ vs. T_J

Data and specifications subject to change without notice.
www.fetek.com.tw Ver : A


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Switching Waveform

P-Channel Typical Characteristics

Fig.1 Typical Output Characteristics

Fig.3 Source Drain Forward Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs. T_J

Fig.2 On-Resistance vs. G-S Voltage

Fig.4 Gate-Charge Characteristics

Fig.6 Normalized $R_{DS(on)}$ vs. T_J


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Switching Waveform