

- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary




BVDSS	RDS(ON)	ID
30V	6mΩ	90A

Description

The FKH3006 is the high cell density trenched N-ch MOSFETs, which provide excellent RDS(ON) and gate charge for most of the synchronous buck converter applications.

The FKH3006 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

TO263 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_c=25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	90	A
$I_D @ T_c=100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	58	A
$I_D @ T_A=25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	15	A
$I_D @ T_A=70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	12	A
I_{DM}	Pulsed Drain Current ²	180	A
EAS	Single Pulse Avalanche Energy ³	115	mJ
I_{AS}	Avalanche Current	48	A
$P_D @ T_c=25^\circ C$	Total Power Dissipation ⁴	74	W
$P_D @ T_A=25^\circ C$	Total Power Dissipation ⁴	2	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient (Steady State) ¹	---	62	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	1.68	°C/W

Electrical Characteristics ($T_J=25^\circ C$, unless otherwise noted)







Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V$, $I_D=250\mu A$	30	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BVDSS Temperature Coefficient	Reference to $25^\circ C$, $I_D=1mA$	---	0.028	---	$V/^{\circ C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=10V$, $I_D=30A$	---	---	6	$m\Omega$
		$V_{GS}=4.5V$, $I_D=15A$	---	---	9	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=250\mu A$	1.2	---	2.5	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-6.16	---	$mV/{\circ C}$
I_{DS}	Drain-Source Leakage Current	$V_{DS}=24V$, $V_{GS}=0V$, $T_J=25^\circ C$	---	---	1	uA
		$V_{DS}=24V$, $V_{GS}=0V$, $T_J=55^\circ C$	---	---	5	
I_{GS}	Gate-Source Leakage Current	$V_{GS}=\pm 20V$, $V_{DS}=0V$	---	---	± 100	nA
g_{FS}	Forward Transconductance	$V_{DS}=5V$, $I_D=30A$	---	43	---	S
R_g	Gate Resistance	$V_{DS}=0V$, $V_{GS}=0V$, f=1MHz	---	1.6	---	Ω
Q_g	Total Gate Charge (4.5V)	$V_{DS}=15V$, $V_{GS}=4.5V$, $I_D=15A$	---	20	---	nC
Q_{GS}	Gate-Source Charge		---	7.6	---	
Q_{GD}	Gate-Drain Charge		---	7.2	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=15V$, $V_{GS}=10V$, $R_G=3.3\Omega$	---	7.8	---	ns
T_r	Rise Time		---	15	---	
$T_{d(off)}$	Turn-Off Delay Time		---	37.3	---	
T_f	Fall Time		---	10.6	---	
C_{iss}	Input Capacitance	$V_{DS}=15V$, $V_{GS}=0V$, f=1MHz	---	2295	---	pF
C_{oss}	Output Capacitance		---	267	---	
C_{rss}	Reverse Transfer Capacitance		---	210	---	

Diode Characteristics






Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0V$, Force Current	---	---	90	A
			---	---	180	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V$, $I_S=1A$, $T_J=25^\circ C$	---	---	1	V
			---	14	---	nS
Q_{rr}	Reverse Recovery Time	$I_F=30A$, $dI/dt=100A/\mu s$, $T_J=25^\circ C$	---	5	---	nC
Q_{rr}	Reverse Recovery Charge		---	5	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=25V$, $V_{GS}=10V$, $L=0.1mH$, $I_{AS}=48A$
- 4.The power dissipation is limited by $150^\circ C$ junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics

Fig.1 Typical Output Characteristics

Fig.2 On-Resistance vs. G-S Voltage

Fig.3 Forward Characteristics of Reverse

Fig.4 Gate-Charge Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs. T_J

Fig.6 Normalized $R_{DS(on)}$ vs. T_J

Data and specifications subject to change without notice.
www.fetek.com.tw Ver : A


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Switching Waveform