

- ★ Super Low Gate Charge
- ★ Green Device Available
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary





BVDSS	RDS(on)	ID
-100V	0.65Ω	-1.5A

SOT223 Pin Configuration

Description

The FKL0107 is the high cell density trenched P-ch MOSFETs, which provide excellent RDS(on) and gate charge for most of the synchronous buck converter applications.

The FKL0107 meet the RoHS and Green Product requirement with full function reliability approved.



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	-100	V
V _{GS}	Gate-Source Voltage	±20	V
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ -10V ¹	-1.5	A
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ -10V ¹	-1.2	A
I _{DM}	Pulsed Drain Current ²	-4.5	A
P _D @T _A =25°C	Total Power Dissipation ³	1.5	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-ambient ¹	---	85	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	36	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)







Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_{\text{D}}=-250\mu\text{A}$	-100	---	---	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	BV_{DSS} Temperature Coefficient	Reference to 25°C , $I_{\text{D}}=-1\text{mA}$	---	-0.0624	---	$\text{V}/^\circ\text{C}$
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=-10\text{V}$, $I_{\text{D}}=-1\text{A}$	---	0.52	0.65	Ω
		$V_{\text{GS}}=-4.5\text{V}$, $I_{\text{D}}=-0.5\text{A}$	---	0.56	0.7	
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_{\text{D}}=-250\mu\text{A}$	-1.0	-1.5	-2.5	V
$\Delta V_{\text{GS}(\text{th})}$	$V_{\text{GS}(\text{th})}$ Temperature Coefficient		---	4.5	---	$\text{mV}/^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=-80\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	10	μA
		$V_{\text{DS}}=-80\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	100	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=-5\text{V}$, $I_{\text{D}}=-1\text{A}$	---	2.9	---	S
R_g	Gate Resistance	$V_{\text{DS}}=0\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	16	32	Ω
Q_g	Total Gate Charge (-10V)	$V_{\text{DS}}=-50\text{V}$, $V_{\text{GS}}=-10\text{V}$, $I_{\text{D}}=-1\text{A}$	---	9.3	---	nC
Q_{gs}	Gate-Source Charge		---	1.75	---	
Q_{gd}	Gate-Drain Charge		---	1.25	---	
$T_{\text{d}(\text{on})}$	Turn-On Delay Time	$V_{\text{DD}}=-50\text{V}$, $V_{\text{GS}}=-10\text{V}$, $R_G=3.3\Omega$	---	2	---	ns
T_r	Rise Time		---	18.4	---	
$T_{\text{d}(\text{off})}$	Turn-Off Delay Time		---	19.6	---	
T_f	Fall Time		---	19.6	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=-15\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	553	---	pF
C_{oss}	Output Capacitance		---	29	---	
C_{rss}	Reverse Transfer Capacitance		---	20	---	

Diode Characteristics






Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,4}	$V_G=V_D=0\text{V}$, Force Current	---	---	-1.5	A
I_{SM}	Pulsed Source Current ^{2,4}		---	---	-4.5	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_s=-1\text{A}$, $T_J=25^\circ\text{C}$	---	---	-1.2	V
t_{rr}	Reverse Recovery Time		---	27	---	nS
Q_{rr}	Reverse Recovery Charge	$ I_F =-1\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$	---	36	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics

Fig.1 Typical Output Characteristics

Fig.2 On-Resistance vs. Gate-Source

Fig.3 Forward Characteristics Of Reverse

Fig.4 Gate-Charge Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs. T_J

Fig.6 Normalized $R_{DS(on)}$ vs. T_J

Data and specifications subject to change without notice.
www.fetek.com.tw Ver : A


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Gate Charge Waveform