

- ★ Super Low Gate Charge
- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary




BVDSS	RDS(ON)	ID
-60V	180mΩ	-2.3A

Description

The FKL6107 is the high cell density trenched P-ch MOSFETs, which provides excellent RDS(ON) and efficiency for most of the small power switching and load switch applications. The FKL6107 meets the RoHS and Green Product requirement with full function reliability approved.

SOT223 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-60	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_A=25^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-2.3	A
$I_D @ T_A=70^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-1.8	A
I_{DM}	Pulsed Drain Current ²	-12	A
$P_D @ T_A=25^\circ C$	Total Power Dissipation ³	1.5	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	---	85	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	48	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=-250\mu\text{A}$	-60	---	---	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	BV_{DSS} Temperature Coefficient	Reference to 25°C , $I_D=-1\text{mA}$	---	-0.038	---	$\text{V}/^\circ\text{C}$
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=-10\text{V}$, $I_D=-2\text{A}$	---	140	180	$\text{m}\Omega$
		$V_{\text{GS}}=-5\text{V}$, $I_D=-1.5\text{A}$	---	200	266	
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=-250\mu\text{A}$	-1.5	-2.0	-2.5	V
$\Delta V_{\text{GS}(\text{th})}$	$V_{\text{GS}(\text{th})}$ Temperature Coefficient		---	4.92	---	$\text{mV}/^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=-48\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{\text{DS}}=-48\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=-5\text{V}$, $I_D=-2\text{A}$	---	5.3	---	S
Q_g	Total Gate Charge (-10V)	$V_{\text{DS}}=-48\text{V}$, $V_{\text{GS}}=-10\text{V}$, $I_D=-2\text{A}$	---	8.3	11.6	nC
Q_{gs}	Gate-Source Charge		---	1.8	2.52	
Q_{gd}	Gate-Drain Charge		---	1.6	2.25	
$T_{\text{d}(\text{on})}$	Turn-On Delay Time	$V_{\text{DS}}=-30\text{V}$, $V_{\text{GS}}=-10\text{V}$, $R_G=3.3\Omega$, $I_D=-2\text{A}$	---	4.1	8.2	ns
T_r	Rise Time		---	21	38	
$T_{\text{d}(\text{off})}$	Turn-Off Delay Time		---	20.3	40.6	
T_f	Fall Time		---	21	42	
C_{iss}	Input Capacitance	$V_{\text{DS}}=-15\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	428	600	pF
C_{oss}	Output Capacitance		---	39	55	
C_{rss}	Reverse Transfer Capacitance		---	26	36.4	







Diode Characteristics






Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,4}	$V_G=V_D=0\text{V}$, Force Current	---	---	-2.3	A
I_{SM}	Pulsed Source Current ^{2,4}		---	---	-12	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_s=-1\text{A}$, $T_J=25^\circ\text{C}$	---	---	-1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics


Fig.1 Typical Output Characteristics

Fig.2 On-Resistance vs. Gate-Source Voltage

Fig.3 Forward Characteristics Of Reverse

Fig.4 Gate-Charge Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs. T_J

Fig.6 Normalized $R_{DS(on)}$ vs. T_J


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching time waveform

Fig.11 Gate Charge waveform